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ABSTRACT
Making communication devices smaller, lighter, and cheaper has been the driving
force behind the development of new technologies which have made the cellular phones
and wireless networks we now take for granted possible. The frequent emphasis on
miniaturization particularly has required the development of a variety of new approaches
to creating communications circuits. One such technology that has attracted a great deal
of attention in recent years is passives that are embedded into the package of
communications integrated circuits. Using these devices reduces the amount of surface
area required to implement a communications device, in addition to potentially improving
performance and making them cost less. One area of application which is immediately
obvious is the RF filtering which is required in communication devices.
The primary contribution of the present work is to establish a procedure for using
such embedded passives to implement RF filters. While a large body of work has been
previously devoted to the modeling and creation of individual embedded passives, the
challenge of combining them into functional networks for use in communications system
has not yet been the subject of a significant amount of academic analysis. By
consolidating the knowledge gained by previous work concerning the modeling and
optimization of embedded passives, the present work attempts to formulate an optimized
procedure for creating embedded passive filter networks.
The present work presents the design and implementation of LC ladder filters for
microwave frequencies using passives embedded in an organic substrate provided by
Intel Corporation. The work presents an efficient and accurate methodology for the
in
design and implementation of such filters in a limited footprint area, with an emphasis on
creating a straightforward, fast design procedure. For both embedded passive inductors
and capacitors a parameterized three dimensional model suitable for use in a fullwave
solver has been developed. An exhaustive documentation of the simulation parameters
used to simulate these structures is provided in order to assist others in repeating the work
presented here.
In order to create embedded filters, libraries spanning the design space of both
embedded inductors and capacitors have been formed. Inductors with different numbers
of turns, trace widths, trace spacing, and inner diameters have been simulated from 1 to
10 GHz and analyzed to obtain the inductance, self resonant frequency, Q, and parasitic
effects. Capacitors with plate areas ranging from a minimum size up to 1
mm"
are also
simulated and empirical formulas for their capacitance, resistance and inductance are
provided.
Based on this, a design methodology is proposed and documented. The design
methodology includes compensation for the coupling effects that exist between
embedded passives placed in close proximity to one another. Based on the simulated
coupling effects suggestions for layout are made. A design procedure developed in this
work has been applied to a three pole and five pole low pass filters. The filters'
characteristics show an excellent agreement the response of the LC ladder filter. Finally
the work presents a study of some the effects of manufacturing tolerances on filter
construction. Based on the preliminary findings of the investigation the most detrimental
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1. INTRODUCTION
The omnipresent mantra of "better, faster, cheaper, smaller"has been the rallying cry
of the modern engineer for the past fifty years. Once corpulent electronics have been
made more compact, then miniaturized, and then shrunk. Computers thousands of times
more powerful than those that once occupied entire rooms now fit in the palm of the
user's hand, and cellular phones whose unsightly girth would once have made Elton John
shudder are now the slim, streamlined staple fashion accessory of the high school female.
Verily these feats of engineering have thrust the world of nerddom onto society with
great vigor, and the once outcast engineers may now stand proudly in the light of day (if
for some reason they so choose) and display their work with pride and dignity. Now,
thanks to the enterprising engineer, a man cannot live without his cell phone, and
"Internet Addiction" is a documented phenomenon.
Yet, in spite of all that has so far been accomplished, much still remains. The primal
need ofmodern man to have wideband streaming content delivered to his mobile
computing device cannot be neglected indefinitely; yet before this happy reality
materializes, much is left to be discovered by engineers. The price of failure? Groups of
disenfranchised people wondering aimlessly, saying, "Why aren't gigabits of streaming




Figure 1: Ugly old cellular phone
,iiuiiiiii.iijimj, m>fy
A^T* W */ / Jr*O^ war ^^* *Sw ^.^ ' ' .
JF \*S Jer'iUf *Ar '**? ~J* 'W ,* Aw**. ^
* .. '-* W W w _. -ea&f I
J3C. jj 'A.^rf'He
Figure 2: Attractive new cellular phone
In the past, two of the chief obstacles to the promise ofubiquitous wireless content
have been size and price. To this end a great many advances have taken place in
engineering. In the 1960's the concept of the Surface Mount Device (SMD) was
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developed. Because these devices were attached directly to a pad on a circuit board, it
eliminated the need to drill holes through the circuit board, freeing the area that used to
be required for the through-hole components to be used for more parts. Additionally,
these surface mount parts could be made significantly smaller than through-hole
components because cumbersome leads could be eliminated. Modern SMDs have sizes as
small as 20xl0xl0mils , far smaller than even the minutest leaded components. By the
late 1980's, surface mount parts were standard in the construction of a wide array of
consumer electronics. With automated "Chip
Shooters,"
surface mount devices can be
used in extremely fast, low cost assembly processes. As a consequence almost every
device an electrical engineer uses, from resistors, capacitors, and inductors, to filters,
transistors, voltage regulators, and so on, now comes in a surface mount package.
Even before the advent of surface mount devices, a more basic notion for the creation
of small passives had arisen - simply making the components out of the circuit board
itself. Circuit boards were created to replace point to point wiring, being little more than
strips ofwire for routing and planes of conductor for power and ground. If, similarly,
inductors were merely coils ofwire, and capacitors plates of conductors separated by
dielectric material, why then could inductors and capacitors, and for that matter, resistors,
not be formed directly on the circuit board? Instead of drilling holes in the board then
soldering a leaded component through it, or placing solder pads on the board and
soldering a surface mount component to it, why not just etch a spiral right on the circuit
board? Could these so-called "Embedded
Passives" (because they are
"embedded" in the
circuit board) not replace the thousands of individual components made elsewhere and
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then assembled into a working product at some other point? If the technology were
feasible, most assembly could be accomplished in one fell swoop when the board itself
was being etched.
Unfortunately, though simple in concept, implementing embedded passives has
proven to be far more difficult in reality. If a large inductor is required, a leaded
component can have a large number ofwindings rising orthogonally from the circuit
board and wrapped around a high permeability material such as ferrite. A similar inductor
placed on a pc board would have to expand in the plane of the board and, at least in the
past, would not have the possibility of having a high permeability material incorporated.
To achieve the same inductance, an inductor that takes up a huge amount ofboard area
might be necessary. In addition, the extra length of the thin conductor would likely make
the series resistance much higher, lowering the Q of the component. Similarly, if a large
capacitance is needed, a discrete component could be formed ofmany layers ofmetal
separated by thin, high permittivity materials. If the same capacitor were formed on a
normal circuit board of only a few layers, an exorbitant amount of space might be
required to achieve the same capacitance.
Because of this and many other reasons, embedded passives have not taken a
particularly significant role in replacing leaded and surface mount passives. Yet estimates
place the number of passive devices used in electronics at about one trillion a year, so a
vested interest remains in making embedded passives a viable option formanufacture.
The existing model for circuit manufacture requires assemblers to gather large numbers
(hundreds or even thousands per product) of passive devices from different
15
manufacturers all over the world, have them shipped to an assembly plant, fed into a chip
shooter, placed, and finally soldered to the circuit board. If embedded passives were used
instead, the process that prints the circuit board would also print the passives. Embedded
inductors, being nothing more than a long, folded wire, would require no additional
processing steps and could be completed along with the wiring. Embedded capacitors
might require the extra step of inserting a high k dielectric, but could otherwise be created
in the same way. This could substantially reduce the complexity of the manufacturing
process and the reliance on external vendors for components.
Because of the potential embedded passives have demonstrated, extensive research
has been invested in their advancement. Inductor research has focused on developing
materials which can achieve higher inductance with lower resistance, and developing
inductor topologies which increase the component's Q. Materials processing advances
have also resulted in techniques which allow for a high permittivity layer to be placed in
specific locations of a package in order to form an embedded capacitor [ref]. By
restricting the high permittivity material to being only under the capacitor, the
disadvantages of high permittivity materials to routing are avoided, while allowing small,
efficient capacitors to be formed.
Such advances allow for the use of embedded components in certain applications, and
indeed are being used in a small number of current products. Although embedded
components still cannot achieve very large component values, there are many other
applications where hundreds or thousands of very small valued passives are required.
One such area of particularly common usage is filtering. As wireless devices have
16
proliferated, so too has the need for small, high quality filters. Wireless mice, keyboards,
headsets, speakers, LAN, and a wide range of other products all have limited range
requirements but still have the need for basic filtering. At the low microwave frequencies
that many of these devices now operate, a filter cannot simply be made from discrete
passive components. Front end filtering is instead accomplished by the inclusion of small
surface mount filters made by using various technologies such as Surface Acoustic
Waves (SAW) devices. These devices are often quite expensive, so ifperformance
allowed for their replacement with a low cost embedded filter, there could be price and
space savings.
Embedded passives do indeed have several properties which make them good
candidates for the task. By nature they do not suffer from the same parasitic effects as
surface mount devices - by eliminating the extra lead length and the need for a solder
connection the associated inductance and resistance are also eliminated. This means the
self resonant frequency of embedded passive devices can be much higher than that of
similarly constructed discrete components. Furthermore, embedded passives of any value
can be created, so it is not necessary to round component values to those which are being
manufactured.
To this end, the last ten years has seen a number of applications in which embedded
passives have been used to create filters which work very well. The filters are extremely
small and have competitive performance characteristics. Most of the time this has been
accomplished by using exotic, specialized materials, such as Low Temperature Cofired
Ceramics (LTCC), and Multi Chip Module Deposition (MCM-D). Because engineers are
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constantly on a quest to find a cheaper way of doing things, these successes inevitably
raise the question, "If embedded filters can successfully be implemented in exotic,
expensive materials, why can't they be implemented in run of the mill organic materials,
such as those upon which a great portion ofmodern electronics are already being
placed?"
Currently, the cheapest and most commonly used circuit board and packaging
materials are organic based, but there are several challenges in using them for embedded
passives. Organic materials are much lossier than the materials used in the previously
mentioned processes. Additionally, organic materials generally have low permittivity,
which makes the creation of capacitors difficult. Particularly because of the second
reason, organic passive devices have not received as much attention for use with
embedded passive filters. However, if those challenges are overcome, organic packages
have some promising advantages. First, organic packaging is a fairly low temperature
process, thus allowing flexibility in the metals used. Also, organic materials do not have
to be fired the way ceramics do; this means thicker traces can be used which increase the
Q of embedded inductors.
Recently, new technologies which allow for the creation of regions of high
permittivity materials in organic packages have been developed, which allow for very
small capacitors of high values to be created. With this advance, the chief hurdle in the
creation of filters in organic packages has been overcome. Therefore, if embedded
passive filters can be shown to demonstrate performance that is competitive with that of
18
other technologies and the economics of their usage makes them a sensible choice, the
hurdles to their usage in actual products would be cleared.
In order to demonstrate that embedded passives could feasibly be used in filtering
applications, several areas must be explored. First, it must be demonstrated that the filters
work properly and that the necessary characteristics can be achieved. Once this is
demonstrated, the filters must be shown to have sufficiently low loss over their pass band
and sufficient attenuation in their stop band. If indeed a band pass filter can be created in
an organic package, but the insertion loss in the pass band is over several dB, then the
technology will not be useful. If a low insertion loss filter can be created, but coupling
between components limits the attenuation to 15 or 20 dB, the filter is again not
particularly useful.
Once it is demonstrated that filters can be created with appropriate characteristics, it
is necessary to ensure that such filters could be created with reasonable yields in a high
volume manufacturing process. If, within the expected variation of the manufacturing
process, only 10% of the filters are within the required specifications, the technology is
again not useful.
If these challenges are overcome, then a smart new technology which will help fuel a
new generation of better, faster, and smaller wireless devices will have been proven. If,
on the other hand, the present work shows that the plethora of technical and processing
challenges cannot currently be overcome, embedded passives will once again be placed
on the sideline until further advances make them a viable option.
19
1.1 Objective and Organization
The objective of the present work is to determine if filters with acceptable
performance characteristics can be embedded in to a particular organic packaging
technology of interest to Intel Corporation. The packaging technology allows for a
special layer of high k (r= 18-30) layer of dielectric to be formed which allows large
capacitances to be created in small areas. With this, lumped element filters using
embedded spiral inductors and embedded capacitors can be created using standard LC
ladder filter theory.
Because embedded passive filters can be realized as the combination ofmany
individual components, it is first necessary to analyze the individual embedded passive
components available for the present work. This is easily facilitated by the large volume
of previous research devoted to the topic. Based on such research, a qualitative
understanding of the way each of the parameters of the inductors and capacitors affects
operation is developed in Section 2. Parameterized three dimensional models of each of
the embedded passives used in the present work are then developed to facilitate full-wave
simulation in Section 2.2.1 and 2.3.1. Using the models in a full-wave solver, along with
the understanding of how each of the geometric parameters affect inductor and capacitor
operation, allows for the fast and precise creation and tuning of embedded inductors.
Finally, in Section 2.2.3 and 2.3.3 circuit models suggested in literature are discussed and
used to represent embedded passive components.
Section 3 provides a detailed account of the simulation techniques used in the present
work. Carefully detailing each of the steps taken in embedded passive simulation ensures
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that the work is accurate and repeatable, and that mistakes which might lead to significant
inaccuracies do not propagate throughout the work. A list of each of the simulation
parameters used for material properties, boundary conditions, and port excitations is
formed and each of the decisions explained in Section 3.2.1. Next, a complete procedure
of the simulation method used for both individual embedded passive components and
embedded passive filters is described. Finally, in Section 3.2.3 an analysis ofpossible
inaccuracies in simulation setup is provided.
Using the knowledge from the first two objectives, a library spanning the respective
design space of each embedded passive is then formed using the established simulation
techniques in Section 4. The data contained in this library demonstrates the components'
behavior over its many parameters and provides valuable insight into choosing the best
component for a given embedded passive filter.
Section 5 proceeds to analyze the coupling effects between the different combinations
of embedded components. Because it is desirable to make embedded components as
small as possible, the effects ofplacing components in close proximity to one another are
analyzed. Based on these findings suggestions are made for the construction and layout of
embedded passive devices in a filter.
After all of the necessary preliminary steps for creating embedded passive filters have
been completed, a design procedure for prototyping an embedded passive filter using
lumped element models and then choosing appropriate embedded components is
developed in Section 6. The procedure is developed in conjunction with Section 7 of the
work in which full-wavesimulations of entire embedded passive filter structures are
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performed thus demonstrating the viability of using such structures as actual filters. In
Section 7 various filter prototypes are generated and then implemented using embedded
passives. Three dimensional models of the filters are created in Ansoft HFSS and the
simulated results are then compared with ideal results.
Finally, a cursory survey of the effects ofmanufacturing variations on the
performance of embedded passive filters is undertaken in Section 8. Although such a
study could easily be a thesis unto itself, using the parameterized passive models created
for the study makes studying the variations of the
models'
parameters very easy. As an
initial survey of the feasibility of having such filters manufactured in a high volume
process, the effects of the most obvious manufacturing variations on filter performance
are examined using some of the filters created in the previous section.
1 .2 Literature Search
The notion of embedded passive devices is by no means a new one - it's history
extends back nearly as far as the printed circuit board itself (which can be traced back to
some time in the 1930's). It is as early as the late 1940's that the first examples of
embedded passives (RC networks formed on ceramic substrates of barium titanate) can
be traced [1]. For a number of decades embedded passive devices were the subject of
sporadic research and development. It was not until the mid 1990's, however, that a
combination of dramatic developments in materials processing and a host ofnew
consumer electronics applications began to stoke serious interest in the prospect of
developing and using embedded passive devices. Since that time, billions of dollars and
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thousands of researchers have dedicated themselves to transforming embedded passives
from good idea to practical reality.
1.2.1 Embedded Components
Optimization of an embedded filter requires the optimization of the individual
components from which it is comprised. In the present work the embedded filters are
created entirely from embedded passive components, so it is extremely important to
understand the basis of their construction and optimization. To this end a large body of
work has previously been dedicated.
Embedded passive components have several advantages over surface mount devices
and other competing technologies, some of which are advantageous specifically for
filters. They are extremely small and do not occupy any area on the surface of the chip,
so increased component density could be achieved, along with the possibility of placing
other surface mount devices above them [2]. Because of their ability to be placed on
multiple layers internal to the package, embedded passive components can be used to
make electronics smaller and lighter. Because embedded passives are created as a part of
the package, soldering and interconnects to the surface of the package are not required.
This reduces the parasitics associated with the passive, increasing the self resonant
frequency and making the device better mimic ideal behavior. Finally, because each
embedded passive is created individually, the passive can be tuned to any desired value.
This eliminates the need for rounding and approximation in component choice [1].
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Three types of passives are commonly embedded at the present time: inductors,
capacitors, and resistors, ofwhich only inductors and capacitors are of interest to the
present work.
The embedded inductor, while simple in concept, is actually a complex, distributed
structure, subject to numerous interactions which cannot be neglected in accurate
modeling. Numerous attempts have been made to accurately model embedded inductors
[3,4,5,6], ofwhich [3] is seen particularly frequently. These often provide reasonably
accurate results, often within 20% accuracy, which greatly simplifies design [7].
However, in order to get within several percent, as would be desirable in an actual design,
it is necessary to use a full-wave solver to analyze the structure. This had become
standard practice in almost all of the literature consulted as mandated by the accuracy
requirements demanded from simulation. Both general full-wavesolvers such as Ansoft
HFSS [41] and Agilent ADS have been used [8], as well as codes written specifically for
solving spiral inductor problems such as ASITIC [9].
The results of such modeling and measurement have been found to fit very well to a
lumped element equivalent circuit. The most often cited equivalent circuit is the pi model
[1], or variations thereof. Other more complicated equivalent circuit models which
demonstrate better correlation to measured results or are useable above the self resonant
frequency [39] have also been demonstrated. By using the equivalent circuit models the
performance of an embedded inductor can be easily preserved and simple circuit
simulations of embedded filters can be performed as an initial feasibility study.
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One of the largest obstacles to be overcome in embedded inductor implementation is
Q, which is particularly important in RF applications. Due to the conductive nature of
silicon, inductors created on it can have Q values measured well below 10 [17,1 1]. Q
factors in other technologies are much larger, but no work examined demonstrated a Q
above 200. The limiting factors for Q differ amongst the various technologies used for
embedded passive component implementation, but one factor that is common to all of
them is the separation distance of the inductor from a ground plane. The ground plane
effects can be replicated by replacing the ground plane with an image inductor which has
its current traveling in the opposite direction. The negative mutual coupling due to this
effect not only reduces the inductance of the structure but, due to the eddy currents
introduced in the ground metal, the resistive losses also increase [1,10]. By removing the
ground plane, the Q and inductance of an embedded spiral inductor are both increased.
Other factors which have a strong influence on Q are the material the traces are made out
of, losses in the substrate, and the width and thickness of the substrate [11].
Empirical observation can be combined with the equations mentioned previously to
gain insight into the behavior of spiral inductors. For each of the various parameters of an
embedded inductor, the various physical changes have been associated with the
corresponding changes in inductor behavior. The number of turns in an inductor is one of
the most crucial parameters and directly affects the inductance. However, all other
parameters held constant, adding more turns increases the series resistance at the same
time it increases the series inductance and can thus decrease the Q [11]. Similar
observations about inductor behavior can be made for other parameters.
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Likewise, embedded capacitors appear to be simple structures but are also subject to
complicated parasitic effects. Most embedded capacitors are simply two parallel plates
separated by a region of high k material. By keeping the plate separation small enough
and the dielectric constant high, fairly large values of capacitance can be achieved in very
small areas.
Fortunately the parasitic inductance is often well below that experienced by surface
mount components due to the elimination of the structures necessary for making the
connection to the capacitor [12]. Aside from the inductance, capacitors also experience
parasitic resistance due to the finite conductivity of the interconnects and the plates, as
well as the conductivity of the dielectric [1].
In spite of the parasitic effects evident in many capacitors, the often cited static
capacitance equation still holds well. This is because the spacing between plates is often
very small compared to the total area of the plates and the dielectric constant is very high,
which minimizes the effects of fringing. At higher frequencies the parasitics will limit the
Q of the capacitor, forcing its input impedance to deviate from ideal behavior. However,
at frequencies well below the self resonant frequency, the capacitor will behave ideally.
Embedded capacitors are often referred to in terms of capacitance density in pF/mnT,
or the number of pF achievable in the technology in a square millimeter area. The
capacitance density, as the quantity is referred to, is a function of two things: the
thickness of the dielectric material between the capacitor plates and the dielectric
constant. Because the two are constant, this capacitance density can be used to compare
the size of the capacitor of a certain value between two different technologies.
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Unlike embedded inductors, embedded capacitors are implemented in different ways
depending on the technology in which they are created [1]. In silicon, capacitors can be
formed by metallization on either side of an Si02 layer, or a sputtered layer of a high k
dielectric. However, because silicon capacitors generally occupy large areas of expensive
real estate they are not always a popular option. Low Temperature Cofired Ceramic
(LTCC) [13] devices often have a high k layer inserted in the normal stack up around
which capacitors can be formed with high capacitance densities. A number ofmaterials
compatible with the firing temperatures of LTCC substrates have been found to support
this and the process has reached maturity. Multi Chip Module (MCM) [14] capacitors can
be formed either by anodizing a thin film with a high dielectric constant between a
ground layer and the top layer or forming a Metal Insulator Metal (MIM) capacitor.
Organic packages have been particularly troublesome because they are often designed
with very low k materials (which are beneficial for the routing of high speed signals) with
relatively thick layers. This has historically made implementing capacitors in organic
technologies difficult due to the lack of sufficient capacitance density [26]. Recently, new
methods of embedding a thin layer of capacitor dielectric material in the substrate only
under capacitor pads, similar to those used in MCM-D technologies, have been
demonstrated which make it possible to achieve very high capacitance densities in
organic packages.
1.2.2 EmbeddedPassives Technologies
As was mentioned above, a number of different technologies have developed for
integrating embedded passives with the hope of achieving greater performance at lower
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cost. Although the present work is only concerned with embedded passives in organic
substrates, the same learning and techniques that have been researched for other
technologies still apply. Because of this it is necessary to understand what similarities and
differences exist between those technologies and organic packaging, and thus what part
of the findings from investigations of those other technologies can be applied to organic
packaging.
Of all the materials used for embedded passives none has received more attention
than silicon. Extensive efforts have been undertaken to implement passives on silicon.
Embedding passive devices on the die removes the need for any external circuitry,
including that which might be embedded on the package, and certainly affords ability to
create the most compact designs possible. Embedding passives on silicon comes at a
price, however. Because of the relatively high conductivity of crystalline silicon the
metallization used for embedded passives can not simply be placed on the wafer. Instead
an oxide layer is grown on the top of the wafer and the passives are placed on it. Even so,
the Q of embedded components in silicon is very low. In order to improve the Q of
silicon embedded passives a number of exotic processing techniques have been studied,
including the use ofporous silicon to isolate the component from the conductive silicon
substrate [15], for which Q of up to 38 have been reported, suspending the inductor in the
air above the oxide layer and the silicon substrate [16], for which Q ofup to 6.8 was
reported, shielding the inductor with polysilicon and bombarding with protons [17], for
which Q ofup to 10 was reported, and so on.
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Because of the severe Q limitations in Q silicon embedded passives cannot currently
be used to implement passive LC filters in the manner that the present work is attempting.
Other approaches to filtering, such as the implementation ofmicrowave frequency active
filters [18], are outside the scope of the present work. Silicon allows for very narrow
trace widths and spacing, sometimes on a scale below that which is considered by this
work. Also, because of the losses, significantly different design issues are considered
when optimizing silicon passives.
Ceramic technologies have been around since the 1960's [1]. Low Temperature
Cofired Ceramic, or LTCC as it is commonly known, has emerged as one of the leading
technologies for embedded package integration. LTCC has a variety ofmaterial
properties which make it an excellent candidate for the implementation of embedded
passive devices. One common substrate material is DuPont Green Tape [19]. Numerous
authors have reported the successful design and manufacture of embedded filters on
LTCC substrates [20 21 22 23], including band pass filters, low pass filters, and
diplexers. Because of the low loss characteristics of the LTCC materials and the ability to
use high conductivity metals, the losses in LTCC are very low, which allows for
inductors and capacitors with high quality factors to be created.
Unlike silicon, ceramic technologies currently have trace widths and trace spacing as
well as layer thicknesses which are similar to those of organic packaging. For this reason,
many of the approaches to embedded passive implementation and optimization on LTCC
can be translated to doing the same in organic substrates. The chief difference between
the two is the much higher losses encountered in organic dielectrics. This means that the
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same filters referred to above might be unacceptably lossy if implemented in an organic
package.
Finally, Multi Chip Module - Deposition (MCM-D) processes have been used to
create high quality components. MCM-D processes use thin films of dielectric and metal
layers placed on a low loss substrate (such as glass or alumina) to multilayer structures
[1,24]. Although the stackup ofMCM-D components differs significantly from LTCC
components, they have similarly low losses and successfully demonstrated very good
results for creating embedded passives [14]. Like LTCC, MCM-D technologies have
lower losses than organic substrates in most cases, but none the less most of the learning
fromMCM-D technologies can be translated to organic technologies.
1.2.3 EmbeddedPassives on Organic
Organic materials constitute the great majority ofpackaging and circuit boards in
modern electronics. This is primarily because of their low cost, but also due to their
durability, ability to handle physical deformation and relatively low dielectric constant.
However, because of the reasons previously mentioned, they have not generally been
considered great candidates for embedding of passives.
None the less, their performance has been investigated in a number of different areas.
At Georgia Institute ofTechnology extensive research has been performed on passives in
organics [25,26] for both inductors and capacitors. Using very large trace widths,
inductors ofQ of 180 were reported. Others have pursued similar research [27,28].
Based on these findings the passives have been used to successfully implement an
LNA and RF System on Package (SOP) modules [29,30]. Although filters implemented
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with embedded passives are not as common as those seen in MCM-D and LTCC
technologies, they have been implemented. In [31] a simple low pass and band pass filter
with mediocre characteristics are demonstrated in organic packaging. Similarly, [32]
presents a simple band pass filter that, although not displaying remarkable performance
by any means, demonstrates acceptable characteristics. These findings suggest that
implementing RF circuits using embedded passives is indeed possible, just in need of
improvement and refinement before it is efficient and useful.
1.2.4 EmbeddedPassive Filters
As numerous references in the previous sections have indicated, experimental
implementations of filters created with embedded components have been investigated for
a number of years past.
In 2003 Mini-Circuits, a Brooklyn, New York based manufacturer ofRF and IF
components, released a series of surface mount, LTCC-based ceramic low pass filters
[33]. Using only embedded passive components the filters achieve excellent low pass
characteristics while being implemented in an extremely small 1206 (120mil x 60 mil)
package. Other manufacturers, such as Epcos, have used embedded passives in similar
applications as either stand alone components or as part ofRF applications. This suggests
that not only are embedded passives reaching the point where they are considered to be
an effective design solution, but that the market is ready to accept products which use
them also.
In addition to such commercially produced embedded passive filters, numerous
academic papers have used filter structures in order to demonstrate practical applications
31
of embedded passives as included in the references in the sections above. Although the
filters studied in the academic works above have generally not been used commercially,




The first crucial step in designing embedded filters is the design and optimization of
individual passive components. If great care is not taken in the design of the individual
component, the resulting embedded passive filter may be unnecessarily lossy, large, or
otherwise inefficient. To this effort an enormous amount of previous research and
development has already been contributed, and the present work will not attempt to
further extend it. However, because the greatest part of the performance of embedded
filters is determined by the embedded passive components themselves, a thorough
analysis of the pertinent design parameters is required.
Both embedded inductors and capacitors seem, at first glance, to be simple structures.
However, for the microwave frequencies at which they must operate simple quasi-static
approximations of their performance do not hold well. Embedded inductors, with their
many parallel and orthogonal traces, are subject to a variety of effects beyond the self and
mutual inductances which are obvious at low frequencies. Embedded capacitors, while
analytically much simpler than embedded. inductors, still vary significantly from
theoretical derivations due to the parasitic inductance and resistance that the interconnect
trace and via provide.
By examining previous research on embedded components, a qualitative appreciation
of their capabilities and shortcomings can be achieved. Based on such an investigation it
is seen that numerical EM simulation is necessary to fully model the behavior of such a
component. In order to make such a simulation process more efficient, parameterized
three dimensional models of the components based on mathematical descriptions of the
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component layout can be derived. These, used with full-wavesolvers, can then be used to
create optimized components for embedded filters.
2.1 Substrate Technology of the PresentWork
The present work makes use of an organic package provided by Intel Corporation, as
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Figure 3: Stack-up for organic package with embedded components
The package consists of a thick core layer with two routing layers built up
symmetrically on each side. The bottom routing layer is copper and requires fairly large
trace width and spacing rules. The top routing layer contains slightly thinner copper, but
allows for extremely small width and spacing rules, which allow the creation of very fine
features. The routing layers on either side of the core are connected by extremely small
vias. Connections between top and bottom routing layers, however, require large plated
through holes. For this reason embedded filters are constrained to either the top or the
bottom of the core.
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Embedded inductors are formed on any of the routing layers on either side of the core
layer. Inductors are created in the same manner as any other trace, with underpasses or
overpasses created using a via and a short length of trace on the other routing layer. The
fine width and spacing rules allow for the creation of very small inductors with very high
self resonant frequencies.
The strength of the package, and indeed the whole reason filters embedded in organic
substrates are now possible, is the ability to create a layer of high k dielectric to form
capacitors. A very thin layer of the high permittivity material is first deposited
immediately above the core metal. On top of this high k layer the capacitor top electrode
can be formed. After the pads are formed the rest of the high k material can be removed
and the next routing layer added. Thus an otherwise normal organic package is created
with a very thin layer of embedded capacitors. The embedded capacitors are nothing
more than simple single layer parallel plate capacitors with capacitance density that is
sufficiently high to keep the total filter size small. The bottom plate is the bottom routing
layer, and the top plate layer is connected to the top routing layer by very small vias.
Without the high k dielectric material used to form capacitors, the creation of
embedded filters in organic substrates would not be possible. Because of the relatively
low dielectric constant many organic materials have, a capacitor of sufficient value would
have to be very large. Not only would this take up more real estate than desirable, it
would also lower the self resonant frequency of the capacitor, perhaps beyond usability.
The thickness of organic layers is also generally much thicker than the layer from which
the capacitors are formed, which causes the capacitors to consume even more space.
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Fabricating capacitors in such a manner is also advantageous because the high k















Figure 4: (a) Embedded Inductor, (b) Stackup of embedded inductors
As stated in the section above, a great deal of research has already been devoted to
the implementation and optimization of embedded inductors. In designing embedded
filters it is crucial to make use of the many findings from previous research in order to
optimize the performance of embedded inductors. If steps are not taken to ensure
optimization, unnecessary sacrifices in performance may occur.
A wide variety of other inductor topologies have been studied and implemented,
some claiming improvements in performance and others claiming size reductions. For
example, it is reported in [34] that circular inductor topologies achieve up to 10% greater
Q values at the same inductance. Other works have reported novel methods of improving
inductor performance, but always at the expense of significantly complicated design,
such as having variable trace widths throughout the inductor [35]. However, for
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processing simplicity reasons, the present work relies exclusively on rectangular spiral
inductors which, as would be expected, are the simplest to layout and also the most
frequently studied.
The effects of the different parameters of an inductor generally match intuition and
have been documented in a number of different works [1,11]. Understanding how each of
the different parameters impacts the performance of an inductor can aid in the design and
optimization of inductor layouts. The most obvious parameter is the number of turns. The
more turns an inductor has, the greater the inductance it will display. However, increasing
the number of turns also increases the parasitic effects of the inductor, so as the number
of turns and the inductance increases, the Q will tend to decrease along with the self
resonant frequency.
Referring to Figure 5 below, the other geometric parameters are defined. Widening
the trace width tends to have conflicting results - wider trace widths decrease the series
resistance of the spiral (increasing the Q), but also increase the parasitic capacitance. It
should also be noted that, while increases in trace width tend to somewhat improve the Q,
they also dramatically increase the area occupied by the inductor. The spacing between
traces will affect the inductor's Q and SRF, where larger spacing will, to a small degree,
improve Q and the self resonant frequency. The inner diameter of the inductor (idy and
idx) is the portion of the inductor where the magnetic flux is the greatest and therefore
has a moderately strong effect on the inductor. As the inner diameter increases, the
inductance tends to increase also. Finally, for topologies in which the spacing to ground
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can be adjusted, increasing distance to ground tends to increase inductance while
lowering Q and parasitic capacitances.
The other parameters of the rectangular spiral inductor are not adjustable, but their
effects on performance can still be noted. The thickness of the rectangular spiral, like the
width, affects the Q of the structure. A thicker inductor will result in lower Q values, with
diminishing returns due to the parasitic effects.
In terms of embedded filter applications, the chief goal of embedded inductor
selection is to maximize the Q and self resonant frequency of the inductor while
minimizing the area it occupies. The Q of an embedded inductor is related to both the
thickness and the width of the trace, as well as the spacing between the traces. Therefore,
the area occupied by an inductor is a competing interest to the Q that it can provide.
2.2.1 A Parameterized Embedded Inductor
As previously stated, the filter design process may require the three dimensional filter
model's components to be modified many times to tune component value, filter layout,
and losses. Such tuning would be particularly difficult with an embedded inductor due to
the complexity of its geometry. If created using the normal method where each segment
is created individually and placed numerically in either the global or local coordinate
system, the inductor would be extremely tedious to create and even harder to tune.
Consider a 3.5 turn inductor, which has 18 line segments, four via pads, and two vias.
If both inner diameters of such an inductor is changed, the location of 17 line segments,
two via pads and a via must be changed. If the width of the lines changes a similar
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number of operations must occur. Such tedium would make the tuning of inductors a
horrific task.
Fortunately the relatively simple math that dictates the position of each piece in an
inductor can be used to automate layout, making the creation of a three dimensional
inductor model a simple task. If a starting point is given, and the various parameters of an
inductor are defined (as in Figure 6, for example), then the simple mathematics of the
inductor can be used to lay the rest of it out. This idea is used in HFSS to create a C















Figure 5: Embedded inductor parameters
it -i
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TW Yes Trace Width
TP Yes Interturn Pitch
TS Yes Trace Spacing
In Figure 5 every dimension necessary to completely specify an inductor as
implemented in the present work is specified. Based on the discussion in the section
above, the following observations can be made about the behavior of the rectangular
spiral inductor with respect to the dimensions in Figure 5:
Parameter Variable? Geometry Effect on Inductor
Q: Wider traces result in higher Q
N/A: TP = TW + TS
Q: Greater TS results in higher Q,
lower SRF
Inductance: Larger inner diameters
increase the total inductor length,




Inductance increases and Q decreases
as number of turns increases
Q: Thicker traces result in higher Q
within limits; also increases C,















Inner Diameter in the X Direction
Inner Diameter in the Y Direction
Total number of turns
Height of top routing layer
Height ofbottom routing layer (for
underpass)
Height of underpass via connection
Diameter of the top via pad
Diameter of the bottom via pad
Diameter ofVia
Table 1: Rectangular spiral inductor parameters
In order to create the parameterized inductor model, formulas must be obtained
describing the structure's geometry. Although such formulas are commonly available, it
was decided that for the purposes of this investigation it would be beneficial to create an
algorithm that allowed the inductor to be adjusted in a manner that was useful for tuning
filters.
The easiest method of defining a spiral inductor in such a fashion consists of defining
a two dimensional path representing line segments drawn through the center of the
rectangular spiral. Once this path is defined a rectangle drawn orthogonally to the first
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segment in the path can be defined and then swept along the path, creating a three













Figure 6: Path defined to draw the rectangular spiral inductors.
The path which defines the inductor is defined by defining each of the points along
the path in order. It is therefore necessary to create an ordered list of each of the corners
of the inductor. It should be noted that the model in Figure 6 must accommodate the
to the underpass or overpass of the embedded inductor. In order to obey design rules (
the case that the pad over the top of the via must be larger than the trace) it is sometimes
necessary to offset the first segment of the inductor. In order to compensate this, the
inductor is constructed starting at point (0,0) as defined in Figure 6. After the entire
structure had been defined with the appropriate spacing, the first trace can then be moved
up and in slightly to make room for the via pad. Because this is done as a last step, the
definition of the X inner diameter is defined where the trace was originally. This means
that the X inner diameter in the final inductor will not be equal to the originally defined
number unless the X offset is set to 0.
Consider the line defining the inductor in Figure 6, which represents the path along




1 0 idy +tw - tp
2 Idx + tw Y,
3 X2 Y, idy tw
4 Xt - idx -tw -tp Y3
5 X4 Y3 + idy + tw + ts
6 X4 + idx + tw + 2tp Y5
7 x6 Y5 - idy - tw - 2ts
8 X6 -idx - tw - 3tp Y6
Table 2: Rectangular spiral points
Starting at point 0, located at (0,0) in the local coordinate system, the remainder of the
points connecting the traces of the rectangular spiral inductor can be found using the
recursive formula suggested by Table 2. However, it is useful to have a non-recursive
representation of the formula. This can be accomplished by expanding the preceding
pattern:
X Point Y Point
Point Idx tw tp idy tw tp
0 0 0 0 0 0 0
1 0 0 0 1 1 -1
2 1 1 0 1 1 -1
3 1 1 0 0 0 -1
4 0 0 -1 0 0 -1
5 0 0 -1 1 1 0
6 1 1 1 1 1 0
7 1 1 1 0 0 -2
8 0 0 -2 0 0 -2
9 0 0 -2 1 1 1
10 1 1 2 1 1 1
11 1 1 2 0 0 -3
12 0 0 -3 0 0 -3
Table 3: Location of each point on the rectangular spiral
A cursory examination of the locations in Table 3 reveals patterns for each of the
locations, with the pattern of the seventh column ofTable 3 cominga-om [ 36].
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The above equations can be used to calculate any corner point as defined in Figure 6
on a rectangular spiral inductor.
It can also be helpful to determine the total length of the rectangular spiral inductor.
In order to do this, the total length of the inductor must be defined. For this work, the
total length is defined as the length of a continuous path along the entire inductor in the





Figure 7: Definition of embedded inductor length
In order to find the total length of the inductor, the object is divided into four different
areas: the length of the spiral portion of the inductor, the length of the last section of the
last turn, the length of the interconnects on each side of the inductor, and the height of the





4 = IDX +tw + ts
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After which the pattern continues as seen. The total length of the spiral part of the
inductor is obviously given as:
^Spiral ~ 7/n (3)
(7= 1
If the following definitions are allowed:









Then, by inspection, the total length of the spiral portion of the inductor can be
expressed as:







The length of the additional arm added to the end of the inductor to serve as an
interconnect can simply be added to the length expression derived from the spiral. The
length of the extra arm is expressed simply as:
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1 Arm -I side + I /, (7)
Finally, the total length of the underpass and interconnect connection to the center of
the rectangular spiral inductor can be found by summing the height of the via with the
underpass length and the interconnect length.
LUnder = Kp + KoUom + ^Kb, + ? bridge + * ,2 (8)
The three terms can then be combined to find the total length of the rectangular spiral
inductor with an underpass and interconnects:






+ Si + "top + "bottom + 2hvia + "bridge + ^ ,2
2. 2.2 HFSS Implementation of the Parameterized Inductor
Newer versions ofAnsoft HFSS allow for the creation of "User Defined Primitives,"
structures which consist of combinations ofHFSS defined primitives [37]. User Defined
Primitives are defined by a *.DLL file written in C. In the DLL file a series of functions
are used to define the different geometric parameters necessary to define a structure. The
DLL takes input parameters just like any other HFSS primitive. These input parameters
can then be used to determine the necessary dimensions of the primitive structures from
which the new primitive is defined. For instance, a waveguide T might be formed by
placing two rectangular prisms perpendicular to one another.
In order to most efficiently implement the rectangular spiral inductor in HFSS, a user
defined primitive was created. An Ansoft DLL already existed for creating a rectangular
spiral. This code was used as a basic framework for the spiral and then modified to reflect
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the geometric versatility of the inductor above. For the rectangular spiral primitive, the
usermust input each of the parameters defined above in Figure 5. Each of the points on a
polyline are then created using Equation (l).Once the polyline has been created, a
rectangle of the same cross section as the rectangular spiral is created at the beginning of
the rectangular spiral and swept along the polyline, thus creating the three dimensional
structure of the rectangular spiral. Once the spiral has been created the via pads and vias
can be drawn, and then connected by a trace on the layer above or below the inductor.
With the DLL implemented in the present work, the geometry of the rectangular
spiral is automatically recalculated every time the user makes a change to one of the
spiral's parameters. For instance, if the user wants to add another turn, all he or she must
do is enter the new number of turns. All of the other spiral geometry will stay the same,
except for the addition of a turn. The C code used to implement the rectangular spiral
DLL can be seen in Appendix I: User Defined Primitive Inductor DLL.
2. 2. 3 Embedded Inductor LumpedElement Model
The often cited [1] inductor model consists of a series inductor representing the
inductance, a series resistor representing conductor loss, two shunt capacitors to ground
representing the capacitance between the traces and the ground plane or ground ring, and




Figure 8: Lumped element representation of an embedded inductor
The circuit model is only useful below the
components'
self resonant frequency,
above which it is almost useless. A number of authors have suggested improvements to
the pi model to increase its bandwidth [38], while other authors have proposed new
models altogether in order to achieve still greater bandwidth [39]. However, for the
purposes of filtering, the behavior of the inductor above the self resonant frequency has
not yet been found to be particularly important and so the simple pi model is used.
Modeling embedded inductors using such a circuit provides the designer with several
useful tools. First, having an accurate circuit model allows the designer to use the
findings from a component library (as in section 4.2) to perform a quick circuit
simulation of an embedded filter. As long as the circuit models are accurate, the circuit
simulation will provide an accurate prediction of the combined embedded filter response
below the lowest resonant frequency of the components. The circuit models obviously do
not take into account the many coupling effects that are present, but should, at a
minimum, demonstrate that the implemented filter will meet the required loss and
attenuation characteristics.
In order for the equivalent circuit model to be used, it is necessary to have a method
for extracting the equivalent circuit values from simulations and measurements. If the
series inter-turn capacitance in Figure 8 is neglected, it can be shown that the equivalent
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circuit exactly equal to the 2-port parameters of the inductor at a given frequency can be
found directly. A standard transmission matrix approach can be used to find the
relationship between the measured admittance parameters. Consider the following circuit:
AAAr
'SUE' Y;
Figure 9: Circuit for transmission matrix transformation
Thus, each section of the equivalent circuit is found as:







The transmission matrix is:
a b 1 0 1 Z 1 0
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The transmission matrix can then be transformed into the two port impedance
(H)
parameters [40]:
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From this, it is easy to see that each of the admittances can easily be solved for:
Yn+Y[2=- +Y-=v
T21+722=i + F2-I = 72
--Uz






















As previously stated, this will only yield an exact solution at one frequency. The
inductors in this work demonstrate relatively stable values over frequency using this
model, so if the model is found at a frequency well below the self resonant frequency the
model will fit well.
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2.3 Embedded Capacitors
The embedded capacitors used in the present work are extremely simple devices
which, though they represent significant strides forward in material processing, have
simple operational characteristics. Figure 10 displays the layout of an embedded
capacitor. Note that the isometric view in Figure 10a would be embedded in the substrate
with the bottom plate being the bottom routing layer, the top via pad and trace on the top











Figure 10: (a) An isometric view of a parallel plate embedded capacitor, (b) View of the
embedded capacitor stackup.
The device is seen to be little more than a simple parallel plate capacitor, and is
observed to behave very much like an ideal capacitor at low frequencies. The behavior
exhibited by the embedded capacitor is very similar to that which would be demonstrated
by a similarly valued surface mount part, and in fact an identical component model is
used by the present work to model the capacitor's behavior.
One valuable property to note in the use of embedded passives is the small parasitics
associated with their implementation. Because the structures connecting to an embedded
capacitor can be so small, the parasitic inductance and resistance which is normally
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associated with the capacitor interconnect can be significantly reduced. In terms of the
capacitor's performance, this means that the self resonant frequency will be much higher
and that the operation will be linear over a wider range of frequencies.




Where d is the separation between plates, 8 is the permittivity constant, and A is the
area of the plates. As discussed in the next section, the only variable in the embedded
capacitor design that affects capacitance is the area of the top plate - the plate separation
and the dielectric constant are both fixed. As can easily be seen from Equation (15),
increasing the area increases the capacitance. Because of these simple properties there is
very little else in the way of embedded capacitor design.
2.3.1 A ParameterizedEmbedded Capacitor
Figure 11: Geometric parameters of an embedded capacitor
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The embedded capacitor is nothing more than two parallel metal plates separated by a
special film of high k dielectric material. The bottom plate of the capacitormerely
consists of rectangular geometries placed on the bottom routing layer. The only
requirement for the bottom plate of the capacitor is that it extends beyond the top plate in
all dimensions at least 140um and that any routing connecting to the capacitor's bottom
layer obeys the design rules. The top plate is formed on a special layer on which only top
capacitor plates are formed. On this layer no routing can occur, and only rectangular
capacitor plates can be formed. All plates on this layer must have the high k dielectric
beneath them. The plates can be rectangles of any size larger than the minimum width
assigned to that layer. A via then connects the top capacitor plate to the top routing layer.
Top layer routing can take place over the top capacitor pad.
Parameter Variable? Description Effects on Capacitor
LT Yes Length of the Top Pad Capacitance
Wt Yes Length of the Top Pad Capacitance
Lb Larger than LT Length of the Bottom Pad Minimal
Wb Larger than WT Width of the Bottom Pad Minimal
Tt No Thickness ofTop Layer Minimal
Tb No Thickness ofBottom Layer Minimal
Td No Dielectric Thickness Capacitance
T, No Top Routing Thickness
Parasitic resistance decreases as
thickness increases
(VV2) Yes Via Position
Parasitic Inductance and
Resistance
Table 4: Geometric parameters of the embedded capacitor
This obviously leaves few parameters to be adjusted on the embedded capacitor. The
area of the bottom pad of the capacitor, which is required to be larger than that of the top
plate by a fixed amount, does not appreciably affect the capacitance.
The thickness of the top plate may adjust the capacitance to a very small degree
because of some fringing capacitance. However, because the dielectric constant of the
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capacitor is so high and the plate separation is so small, the field will be tightly
constrained to the dielectric region of the capacitor and therefore the fringing fields
should be minimal. Finally, the position of the via interconnect will principally effect
only the parasitic inductance and resistance. In almost all cases it should be kept as short
as possible in order to minimize these effects.
Because most of the dimensions are fixed, creating a parameterized capacitor is a
simple task. The length and width of the top plate must be set by the user. The dielectric
layer immediately under the top plate is then fixed to the dimensions of the top plate as
set by the user. Finally, the bottom layer is fixed to extend at least 140 um beyond the
length and width of the top plate on all sides.
2. 3. 2 HFSS Implementation ofthe Embedded Capacitor
Embedded capacitors are created from two different materials and thus the embedded
capacitor structure as a whole could not be implemented as a user defined primitive.
Instead, a simple template of the embedded capacitor model was created with the
appropriate values for the fixed dimensions. Two variables were then created - the length
and width of the capacitor. The top plate area and dielectric area were both created based
on those variables, and the bottom plate was created to extend 140 um out on each side.
Once the capacitor template is created, adding it to a different model is a simple matter of
cutting and pasting. The appropriate length and width can then be achieved by adjusting
the variables.
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2. 3. 3 Embedded CapacitorModel
The classical and often cited lumped element representation of a capacitor is a simple
RLC resonant circuit [1]:
CS 3-
Figure 12: Lumped element model of a capacitor
A cursory review of Figure 10a reveals the source of each of the components in the
lumped element model. The capacitance, which is the ideal function of the capacitor, is a
result of the parallel plates separated by the high k dielectric material. The series
resistance is due to the resistivity of the trace metal and, to a lesser extent, of the
capacitor pads. The inductance appears as a result of the self inductance of the via and the
trace itself. Lengthening the trace would correspondingly increase the parasitic series




Because of the high frequencies embedded filters are designed for, there will
inevitably be many parasitic effects present in their implementation. Because of this,
accurate wideband simulation of not only the components, but the completed filter itself
is necessary before manufacture. Furthermore, simply simulating the individual
components or, for that matter, selecting individual components from a library then
cascading their two port parameters will not take into account the coupling they will
experience between each other. In order to form a full and accurate picture of the
performance of embedded passive filters, accurate, full wave simulation must be
performed. Because of the extensive reliance the present work places on simulated data,
it is necessary to carefully examine the available simulation techniques and pick the one
most suited for the present application.
3.1 Available Analysis and Simulation Techniques
A wide variety of different simulation techniques is available to the modern
microwave designer. In the past, due to a lack of computational power and the extensive
difficulty and time investment required to setup and perform numerical EM analysis,
designers relied far more heavily on approximate analytical models based on
transmission line formulations and lumped element approximations. The utility of such
analytical models is greatly diminished on the scale of the lumped element embedded
filter. Because of the extremely small size of the traces and the extreme proximity of the
different components, many of the assumptions made in analytical models become
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invalid. Whereas larger geometries might afford a high degree of correlation between
model and actual performance, the minute dimensions of the embedded filter will, in
most cases, result in errors in significant excess ofwhat is acceptable.
Because of this, it is necessary to rely on computational techniques to analyze
embedded filter performance. It is always advisable, as a first step, to use what analytical
tools are available to obtain the approximate dimensions necessary for proper filter
performance; if this is not done, a great deal of unnecessary simulation time will be
wasted in figuring out what a simple equation reveals. For final tuning, computational
techniques must be used. All techniques are not equal though, and a great deal of care
must be extended in selecting the appropriate program. Selecting the best simulation
technique allows for the best correlation theory to be obtained in the shortest amount of
time possible.
3.2 Ansoft HFSS
One of the preeminent full-wave EM analysis packages, and the one chiefly relied
upon in this investigation, is Ansoft's High Frequency Structure Simulator, HFSS. HFSS
makes use of the well known and verified FEM technique, whereby a three dimensional
model is broken, by an adaptive routine, into a discrete mesh for which, at many points
determined by the mesh, Maxwell's equations are solved in the frequency domain.
3. 2. 1 Full-wave Simulation Setup
Because of the extensive reliance upon HFSS for the present work, it is necessary to
carefully establish the excitations, boundary conditions, and material properties used for
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modeling. If the model parameters are properly selected full-wavesimulation will
correspond very closely to the measured parameters. If, on the other hand, inconsistencies
exist in the material properties, the boundary setup, or the excitation setup, then the
simulated results will correlate poorly. Because of the great time and expense involved in
creating embedded filters it is highly desirable to avoid multiple prototypes in the design
cycle and thus it is necessary to establish an accurate procedure for filter simulation.
First, it is necessary to establish the material parameters used for simulation. This is
not necessarily a trivial task; processing, manufacturing variation, and improper
measurement technique can all obscure the values obtained formodeling materials. HFSS
allows the user to define a wide range of complex material properties, including
frequency dependent parameters, anisotropic materials, complex permittivity and
permeability, and more, which, assuming the exact material properties are known, allow
for the creation of precise models. This work relies exclusively on the material
parameters reported by Intel for the packaging which do not reflect any anisotropic or
frequency dependent behavior. A summary of the material properties are below:
Material Properties
^^_
Metallization Bulk copperwith standard conductivity (0 = 5.8*10 )
Core and Buildup Dielectric Frequency independent, isotropic permittivity and loss
tangent, free space permeability
Capacitor Dielectric Frequency independent, isotropic permittivity and loss
tangent, free space permeability
Air Box Assigned as vacuum
Table 5:Material properties used for HFSS modeling
In Section 8.1 the effects of different material variations on the results of simulation
are examined. Inaccuracies in material properties will perturb the results of simulation in
the same way that changes in material properties would perturb the results of
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measurements. Analyzing the results in Section 8.1 therefore also afford a quantitative
appreciation of the extent to which inaccurate material parameters will adversely affect
the simulation outcome.
Another area to which attention must be paid is the solution region of the model. In
the real world, the entire problem space extends out to infinity, and so a model would
have to be meshed infinitely in all directions. As this would require infinite memory and
infinite time, it is not a particularly useful approach to solving EM problems. In order to
compute an accurate solution, the user must define a finite problem region in which the
model is meshed and the fields are solved for. In order to ensure that the fields at the edge
of such a finite problem space mimic those that would be computed if the model were
allowed to extend indefinitely, mathematical boundary conditions which approximate the
fields' behavior can be applied.
When constructing a filter, it is necessary to isolate it from high strength digital
signals which could potentially couple to the filter and disrupt its normal operation. For
this reason it can be assumed that a ground plane is created beneath the filter. The present
work assumes such a ground layer would be placed on the bottom of the core layer which
is reasonably far from the filter structure. Because such a ground plane would consist of a
relatively thick layer ofmetal, through which very little field could propagate, it forms a
convenient boundary for the bottom end of the problem region. In order to ensure
computational simplicity, the bottom boundary is considered a "Perfect
E"
Boundary,
which means that the surface has infinite conductivity and the skin depth is 0.
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The sides of the model would likely extend to other areas of the chip where different
circuitry is placed. Packaging requirements can not allow full isolation of the filter, so in
an actual communications system components placed near the filter could affect its
performance. For the test coupon on which the filters in the present work will be
implemented there will be significant space between structures. Because embedded
components are created to be reactive, very little energy should radiate from them and,
furthermore, most of the energy of these components should be stored in the reactive
field tightly constrained to the component. This means that other structures on the coupon
should have almost no effect on filter performance. The present work therefore extends
the dielectric layers of the package past the edges of the filter structure. At the edge of the
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Figure 13: Boundary setup for FEM simulation
If the radiation boundary is placed very close to the filter the model becomes smaller
and faster to run, but it also has perturbed results. On the other hand, if the boundaries are
made too far away, the model is made more complicated without improved accuracy and
thus no advantage in modeling is gained for the longer simulation times. By ensuring that
lengthening the boundaries of filter models does not alter their performance, a minimal
validation of the model boundary conditions is performed.
It is also necessary to consider the excitation used in the model. The filters created in
this work are isolated structures (implemented for testing as opposed to being part of a
larger system), a GSG microprobe is used to excite them. This excitation occurs internal
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to the model and, as it comes from a GSG probe, should be a TEM mode. HFSS
guidelines specify that a wave port excitation should only be placed on a boundary to the
outside of the model. It is desirable that the excitation mimic, to some extent, the
behavior of the probe; therefore using a wave port external to the model unnecessarily
adjusts the geometry of the filter. For this reason a lumped source is used.
The HFSS lumped source requires a two dimensional geometry that connects the
ground to the signal of the device under test. For filters and inductors a probe pad was
created in the ground ring to mimic that actual setup that will be used to measure the
filters, as seen in Figure 14 below.
Lumped Port











Figure 14: Details of the lumped port excitation for filters and inductors
Most of the capacitors modeled in the present work are connected in shunt to a
ground plane. In order for modeled capacitors to be tested, they would have to have the
ground plane extended to the probe pad and then have vias connect the ground plane to
the ground probing pad. This makes the models more
difficult to generate and increases
their simulation time. In order to facilitate the speed of their simulation, a lumped
excitation connecting the interconnect to
the top pad of the capacitor (which would
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always be required as no routing can occur on the capacitor pad layer) and the capacitor
was used (see the results in Section 4.1). The bottom plate of the capacitor was
considered the ground and the top plate as the signal, as seen in Figure 15.
Figure 15: Details of the lumped port excitation for capacitors
Finally, it is necessary to set the type of solution used for the model. The first setting







AS = .02: Placement within the full filter model will be a
different environment so component values will likely
need to be tuned anyway
AS = .02: A number of iterations may be required before
the filter is within the specified parameters. A more
stringent convergence criterion requires too much time.
AS = .005: Lowering the convergence criteria for a the
final filtermodel should help ensure that the results are
accurate over a greater portion of the frequency range.
AS = .0001 : Although requiring an extremely large model
and long run times, the extremely small values for
coupling between capacitors will not be accurately
captured if a large convergence criterion is used.
Table 6: Convergence criteria used in the present work
The necessary convergence criteria will vary depending on the application. The
criteria used for determining the convergence of filter models is the "delta s", or the
maximum change between the magnitude of the s parameters of the previous adaptive
sweep and the present sweep at the meshing frequency over all ports.
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If the value is set unnecessarily low, a prohibitively large number of tetrahedra will
be required for the mesh to meet the convergence criteria, forcing the model to take an
extremely long time to run (if it will run at all) while providing little in the way of extra
data.
The frequency at which the adaptive mesh routine is performed must also be
considered. In Figure 16 and Figure 17 the results of an adaptive mesh routine at 2.4 GHz
and 8 GHz respectively are displayed. It should be noted that, contrary to intuition, a
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Figure 17: Results of adaptive meshing at 8 GHz





Table 7: Required tetrahedra to meet .005 convergence criteria
Generally speaking, higher frequencies require smaller meshes because the electrical
length of a given segment of mesh is much larger at higher frequencies. For this reason it
is often desirable to perform adaptive meshing at a frequency that is in the higher end of
the sweep range, but not at the top of the range because the mesh might be unnecessarily
tight.
In the case of embedded filters, the power will only be flowing through the structure
at frequencies in the pass band. Outside of the pass band the power will be reflected. This
means that the filter's behavior varies significantly between its operation in the pass band
and its operation in the stop band. Referring to Table 7, it is seen that, contrary to
experience, the number of tetrahedral to achieve the .005 delta s criteria at 2.4 GHz is
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nearly twice that which was required to achieve the criteria at 8 GHz. This indicates that
an adaptive mesh performed at 8 GHz might be prone to greater errors than expected in
the pass band of the filter. This indicates that great care needs to be taken when choosing
the adaptive frequency, and that it may be necessary to perform the adaptive mesh at a
lower frequency than normal.
3.2.2 HFSSModeling Procedure
Each of the models created in the present work contained unique requirements and
challenges to overcome. However, the creation ofmost models followed the same generic
outline. By using the parameterized embedded passives discussed in Sections 2.2. 1 and
2.3.1 full, three dimensional models could be quickly completed, simulated, tuned, and
then re-simulated.
The simulation procedure followed the following process:
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Filter Model Creation Procedure
Copy parameterized stackup from
template file
(includes boundaries)
Create relative coordinate systems
referenced to the global CS for each
component










Compare simulated results to desired
results
Figure 18: Procedure for creating embedded filter models
As discussed above, the embedded capacitor structure is not particularly flexible,
most cases requiring only the length and width of the capacitor to be adjusted. Due to the
nature of the field in the embedded capacitor, the model converges very quickly, even
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with the unnecessarily large problem region. Since most of the geometries of an
embedded capacitor do not change from simulation to simulation a template was formed
(which included the parameterized embedded capacitor discussed in Section 2.3.1) and
then saved. Then, if a capacitor needed to be simulated, the template was merely copied
and then used for simulation. Capacitor modeling was performed as follows:
1 . Create a copy of the capacitor template.
2. Adjust the position of the via on the top capacitor pad if necessary (generally
this step can be skipped as the via will almost always be placed at the edge of
the capacitor).
3. Using the model variables CX and CY, adjust the size of the capacitor.
4. Create the appropriate solution setup and sweep.
5. Run the sweep and then analyze the results.
6. Repeat steps 3 through 5 until the capacitor behaves as desired.
Although a great deal more flexibility exists in the layout of embedded inductors, by
making use of the parameterized model discussed in Section 2.2 litte extra work is used.








Figure 19: Three dimensional inductor model
The size of the opening in the ground ring is controlled by local variables in the
model. When a different inductor is created, the User Defined Primitive is resized and
then the opening in the ground ring is correspondingly resized in order to maintain the
appropriate trace to ground ring and lumped port spacing. The following procedure was
used for tuning:
1 . Import a copy of the inductor template.
2. Adjust the parameters of the inductor appropriately.
3. Resize the ground ring to fit the new inductor
4. Create the appropriate solution setup and sweep.
5. Run the sweep and then analyze the results.
6. Repeat steps 2 through 5 until the capacitor behaves as desired.
By reusing models and following a well defined procedure, the designer is able to
minimize the time invested in modeling.
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3.2.3 Full-wave Simulation Limitations
Although FEM simulation has proven to be extremely accurate time and again, there
are still definable limitations that will be encountered in the simulation process. Due to
these limitations, the measured parameters ofmanufactured components will vary,
perhaps significantly, from those produced by the simulator.
The first and most obvious source of error is the simulation setup itself. Due to the
nature of the finite element technique, it is necessary to define boundary conditions which
make certain assumptions about the field configuration in their vicinity. The radiation
boundary condition, for example, assumes a radiating field that extends infinitely.
However, if the radiation condition is placed in the reactive field of a radiating
component, the simulator will account for radiated losses that are not really there. For
instance, in the case of embedded inductors, it is necessary to place a radiating boundary
sufficiently far from the plane of the inductor so that the reactive field surrounding the
traces is not falsely radiated by the boundary condition.
Another area of inaccuracy for the simulations is the material properties provided for
the packaging technology. Many times the materials used have been subjected to various
manufacturing processes which will tend to adversely affect their material properties. For
instance, the simulations performed in the present work assume the conductivity ofpure
copper, 5.8 *
107 Siemens/m. However, after processing, this conductivity may vary
significantly. While this would have minimal impact on the lumped inductance or
capacitance of the embedded components, this could significantly affect the real power
losses due to the component. In the context of an embedded filter, the insertion loss
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would be lower than predicted. This can be rectified by making measurements of the
conductivity of real components that have been manufactured. This still, however, does
not guarantee correlation in all cases.
Dielectric values and losses face similar non-ideal behaviors. For example, the
capacitance of embedded capacitors will be directly proportional to the dielectric constant
of the thin film of high permittivity used between the plates of the capacitor. The
dielectric constant and loss tangent of the material are based on a measurement
performed at one frequency. The assumption of frequency independence is almost surely
false over the range of interest; the dielectric loss of such a thin film would increase with
frequency. Furthermore, since the dielectric constant likely varies with frequency, so too
will the capacitance. If the dielectric constant and loss tangent variation is minimal over
the frequency range of interest for the embedded filters, then these problems should cause
little pause for concern. If, on the other hand, the materials vary substantially over the
frequency range of interest, the simulations will not accurately predict the measured
results.
The modeling ofmetal features also presents problems in analysis. In the present
work, a surface impedance approximation based on the skin depth of the metal at the
solution frequency as well as the conductivity of the metal was used for the purposes of
simulation. The generic equation for skin depth, as given in any text [40], is formed by
making certain ideal assumptions that are not necessarily valid for the very small features
found in embedded filters. HFSS allows for a complete meshing ofmetal features in
which the entire field solution can be computed. This approach, however, significantly
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increases the complexity ofmodels. Because of the already large degree of complexity
involved in the simulation of embedded filters, the additional computational resources
made doing so a prohibitively time consuming process. In future works it would be
beneficial to examine the correlation between simulations performed with the surface
impedance approximation versus simulations performed with meshed metal regions
versus measured results.
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4. EMBEDDED COMPONENT LIBRARIES
In order to achieve the optimal design of complex passive networks, it is necessary
that the passives used to implement the network are optimized. The easiest way to
provide optimized components for filter design is to form a library of embedded
components which spans the available geometries. With a library so formed, the designer
can avoid the significant time investment of optimizing individual embedded passives.
Instead the library can be examined and the appropriate structure selected. The selected
structure can then be tuned to achieve the exact desired value.
In order to form such a library, accurate simulations must be performed across a large
number of geometric variations. Accurate simulation techniques require complete three
dimensional models of the structures being investigated. Embedded components, such as
an embedded inductor, often have complicated geometries. For instance, if the inner
diameter of an embedded inductor is changed, all of the surrounding traces must also be
adjusted. Thus, in order to form a library with a sufficient number of components, a wide
variety of three dimensional models reflecting the various changes in geometry will have
to be formed. Additionally, compact realizations of embedded filters require different
components be placed in close proximity to one another. For embedded inductors,
proximity to ground planes can significantly affect the inductance provided. Because of
this it is unlikely that the first iteration of an embedded filter design will behave as
expected, so the components will have to be tuned until they achieve the desired
performance. This makes it highly desirable to have parameterized three dimensional
embedded passive models.
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General observations can easily be made about embedded passive components - for
instance, thicker inductor traces will yield higher Q values. However, the thicker traces
can also increase the inter-turn capacitance of an embedded inductor and lower the self
resonant frequency. The optimization of embedded passives then becomes a question of
tradeoffs, and to what extent the different parasitic effects in an embedded passive
network are cause for concern depends widely on the application for which the filter
would be used. The question then becomes, how can one optimize the components
needed to form an embedded filter network without following the very time consuming
processes suggested by other works? If, each time arembedded passive filter is being
created, each component can only be optimized by weeks of tedious simulation and
optimization, the design process will be prohibitively long.
With the speed ofmodern computers it is possible to rely on a brute force approach to
the creation and optimization of embedded passive components. The present work takes
the simple and intuitive approach to optimization by analyzing all variations of both
embedded capacitor and inductor structures using the commercially available FEM
solver, HFSS (High Frequency Structure Simulator).
In Ansoft HFSS (the program used to perform full-wave simulation) only very simple
geometries can be created, such as rectangular prisms, cylinders, spheres, and so forth.
More complicated geometries can only be created by combining these simple geometries
or creating a path and sweeping a two dimensional shape along it.
By creating parameterized embedded passive models, the 3D modeling required for
full-wavesimulation can be completed quickly and with minimal effort. This is of great
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aid to the designer, who can tune the entire 3D circuit, thereby gaining the clearest and
most accurate analysis of filter performance with a relatively small investment of time.
4.1 Embedded Capacitor Libraries
As seen in Table 4, only the length, width, and via position of an embedded capacitor
can be adjusted - the dielectric constant, plate separation, and plate thickness are all fixed
for a given stack-up. Furthermore, because the position of the via effects only the
parasitic inductance and resistance of the capacitor, only the length and the width of the
capacitor can be adjusted to achieve some nominal capacitance value. It was also shown
that, within reason, the capacitance of an embedded capacitor is functionally related to its
total area, so effectively only one variable can be adjusted for an embedded capacitor.
\1/
(a) (b) (c)
Figure 20: (a) Smallest capacitor that can be created (b) Typical capacitor size at 2.5 GHz (2 pF)
(c) Largest capacitor simulated for the library, 1
mm2
This greatly simplifies the task of creating an embedded capacitor library. By
simulating square capacitors with incrementally increasing areas, a complete picture of
achievable capacitances can be obtained. Using such a library, a designer who requires a
particular value could find the area of the top plate that would achieve such a value and
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then determine the length and width of a capacitor that would suit the design. For
example, if a designer requires that a capacitor have a width of 150um and a capacitance
of a certain value, he or she could simple access the library to determine the area of the
capacitor which had the desired value, and then divide by the length of the fixed side to
determine the unknown length required.
In order to generate such a library, a parameterized capacitor model was created in
Ansoft HFSS as discussed in Section 2.3.1. All of the dimensions and dielectric
properties were fixed as specified by the stack-up provided by Intel. As discussed in
Section 2.3, there are few cases in which the via to the top plate of the capacitor would
not be placed as close as possible to one of the edges of the capacitor's top plate, with the
trace entering the via pad perpendicularly to the plate. Because of this, it is sensible that
the via be placed at the center of the top capacitor pad at the minimum distance allowed
from the bottom edge. By minimizing the length of this trace, the parasitic inductance and
resistance of the capacitor are likewise minimized. If there was some cause for moving
the via to a different location, it could later be done without impacting the resultant
capacitance.
In order to accomplish the library simulation, a simple script was created as listed in
the appendix. The script consisted of a loop which, at each iteration, incremented the area
of the top plate of the capacitor by by appropriately adjusting the length and
width of the top plate and then repositioning the via appropriately. The script then ran the
HFSS simulation, upon the completion ofwhich it copied the data into a Matlab structure
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which included the resulting S parameters as well as pertinent data about the geometry of
the capacitor.
Upon completion of the simulations a simple Matlab script was written to analyze the
data. A least squares fitting technique was used to find the modeled resistance and
inductance. This technique was found to provide a good fit but over estimated the series
resistance at the resonant point. In order to improve accuracy near the self resonant
frequency the series resistance was therefore established by finding the impedance at the
self resonant frequency. After the parameters were established for all of the modeled




Figure 21: Fitted Capacitance v Top plate Area
The capacitance displayed above clearly displays the trend described in Equation
(15). The capacitance increases as a linear function of frequency over the entire
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Figure 22: Inductance and Resistance versus Frequency
It is clearly obvious that the inductance and resistance experienced by the capacitor
are principally a function of the size and length of the trace. If the trace is placed as close
to the edge of the capacitor as possible, the parasitic effects are minimized. The
inductance is seen to remain about constant. The noise that is evident is likely due to a
small numerical error in the simulation.
The resistance versus capacitor area relationship seen in Figure 22 is seen to decrease
slightly over area. This is likely due to the fact that as the area of the capacitor pad
increases, the series resistance slightly decreases.
It must be noted that the data displayed above comes from the fitting routine and not








As described later, if an embedded filter calls for a certain capacitance, it expects only
a lumped capacitor, and thus a certain impedance at a certain frequency.
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The lumped element model for the capacitor seen in Figure 12 is a simple series RLC






As the area of the capacitor plates increases, the capacitance likewise increases, but
the inductance, as seen in Figure 22, remains roughly constant. This means the
denominator in Equation (17) increases with capacitance and therefore the self resonant
frequency decreases. This is somewhat deceptive because the parasitic resistance and
capacitance do not seem to change.
The same capacitor library was also created with a trace that extended to the center of
the capacitor's top plate (thus for different plate areas the interconnect length was
longer). Figures Figure 23 and Figure 24 display the results from these simulations:
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Figure 23: Capacitance versus area for the via feed point in the center of the pad and at the edge
of the pad
The capacitance versus area does not perceptibly change as is expected - the feed
point was not expected to make any difference in capacitor behavior, only the variables








Figure 24: Parasitic inductance and resistance of the capacitor library for the via placed in the
center of the pad and at the edge of the pad
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The inductance, on the other hand, in seen to increase substantially due to the extra
trace length. The simulated inductance with the via placed at the edge of the capacitor
pad was shown to remain constant at approximately 90 pH. When the via is placed in the
center the inductance reaches over 220 pH for a 1mm x 1mm plate size, about 2.5 times
larger than the inductance of the first case. Recalling the square root relationship of
Equation (17), this means that for an identical capacitance the self resonant frequency




L = 90.3pH (18c)




Figure 25: Capacitance versus area for simulated and modeled capacitors
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The quality of the LRC capacitor model fit can be investigated by comparing the one
port input impedance predicted by the model to the one port input impedance that was
simulated.
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Figure 26: Capacitor model response versus simulated response
Figure 26clearly demonstrates that the model provides an excellent fit - at no point in
the entire frequency range does the model diverge significantly from the simulated
values. However, it must be remembered that the simulated data will not necessarily
coordinate well with measured data due to non-linear behavior of the capacitor dielectric.
Also shown is the behavior of only a capacitor. The difference in impedances is
exaggerated due to the logarithmic scale of the y axis, but none the less a significant
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variation due to the parasitics is evident between the ideal element and the simulated
values.
4.2 Embedded Inductor Library
Once a parameterized inductor has been successfully implemented, the creation of an
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Figure 27: Embedded inductor model used for library simulations
As discussed in Section 2.2.1 the trace width, trace spacing, number of turns, and
inner diameters of an embedded inductor are all variable. These five design variables
mean there are a very large number of different inductors that can be implemented. For
the first inductor library it is advantageous to investigate the entire design space, so
parameters which spanned a wide number of situations were simulated. As seen in Figure
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27, the distance between the outer spiral of the inductor and the edge of the ground ring
was held constant over all simulations as was the size of the lumped gap source.
Parameter Start Stop Step
Turns 1.5 3.5 1
tw 30 um 130 um 20 um
ts 30 um 130 um 20 um
idx 250 um 650 um 200 um
Table 8: Inductor variations used in the inductor library
By performing all of the variations listed in Table 8, a total of 3*6*6*3 = 324
different inductor variations were run. The inductors went from very small (area occupied
by the spiral was .136 mm") to very large (area occupied by the spiral was 4.5 mm"). By
covering such a wide number of different configurations, inductor values which could
cover filters ranging all over low microwave frequencies were simulated.
The inductors were simulated with a convergence criteria of .01 using a discrete
sweep from 100 MHz to 10 GHz. At first these conditions may seem too relaxed.
However, it must be remembered that the inductor library is merely intended to establish
guidelines for inductor choice and, because inductors will have to be tuned to achieve the
exact desired value, the precision that might be obtained by using a more stringent
convergence criteria along with a discrete sweep is not necessary.
The complete set of simulations took approximately five days to run on an Athlon
dual processor system with 2 GB ofRAM. The very small inductors with 1.5 turns and
the narrowest trace width and spacing simulated in five to ten minutes. The largest
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Figure 28: Inductance versus total inductor length for all simulated inductors
In Figure 28 every simulated inductor, 324 in total, is plotted for its fitted inductance
value versus length. The plot demonstrates a number of important principles about the
inductors simulated in the library. First of all, it is seen that a continuous spectrum of
inductance values from at least 2 nH up to 20 nH is achievable using the present layout
techniques. What gaps appear between subsets of inductors could be filled in by using an
intermediate inner diameter value. Further more, the inductors are strongly grouped by
number of turns and inner diameters and not so much by their total length (as drawing a
line straight up from 12,500 um reveals, inductors with a number of different parameters
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Figure 29: Area versus inductance for all simulated inductors
When the simulated inductance is viewed versus area, as in Figure 29, an identical
trend is observed. However, it is noted that there is significantly more overlap in area
than there is in total length. This is because the area is primarily a function of the inner
diameter and the trace pitch, while the inductance and total length are primarily functions
of the number of turns. This suggests to the designer that increasing the inductance ought
to primarily be accomplished by increasing the number of turns, and not the inner
diameter, as the inner diameter tends to increase the inductance slowly while dramatically
increasing the area occupied by the inductor.
In Figure 30 through Figure 33 a summary of the properties of all the individual
inductors is presented, each plot representing a subset of all the inductors grouped by
number of turns and inner diameters. The visual representation of the data collected via
the library simulations is an easy way of determining if the inductors used in the present
work perform as expected. However, in the actual design of an embedded inductor it
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would be better to review the raw data from the library simulations. After determining the
size limitations on the embedded inductor as well as the necessary inductance and Q, the
raw data could be searched using a simple Matlab routine and the best inductor for the
particular application could be selected. Once the inductor has been selected it would be
tuned using HFSS to reflect the exact parameters required by the particular simulation.
In Figure 30 the fitted inductance is plotted against the trace width for various trace
spacing. A clear trend is not evident across all of the data suggesting that other effects
might have perturbed the results somewhat. None the less, it is clear that the inductance
increases significantly with the number of turns, and increases, although to a lesser
extent, with the inner diameter. It is also noted that the trace spacing seems to make little
difference in the total inductance. For the largest inductance the trace spacing seems to
have a larger effect; this is likely due to the fact that in the larger inductors the trace
spacing adds a lot more length to the inductor, thus increasing the self inductance. Figure
3 1 plots the maximum Q value recorded for each of the inductors and demonstrates the
trends that would be expected. Wider traces and greater trace spacing increase the
maximum Q, but only at the cost of greatly increasing the area. Also, the Q value only
increases marginally over these features. Figure 32 shows thatt he SRF drops
significantly as inductors get larger. This is particularly noticeable over trace width. This
is logical as wider traces produce greater capacitive coupling which reduces the resonant
frequency. Finally, Figure 33 presents the inductance calculated at 2.4 GHz as extracted
from the input impedance. It is seen that for the inductors with low self resonant
frequency, much larger inductances are calculated than the modeled inductance.
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Figure 30: Fitted inductance versus trace width for various trace spacings
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Figure 31: Maximum Q versus trace width for several trace spacings
89




















0 30 50 70 90 110130150
Trace Width [um]












































1500 50 100 150 0 50 100 150 0 50 100
Trace Width [um] Trace Width [um] Trace Width [um]






















0 50 100 150
Trace Width [um]








A * * A A A
0 50 100 150
Trace Width [uml
TS = 30 um TS = 50 um + TS = 70 um TS = 90 um TS = 110um TS = 130um










L at 2.4 GHz for 1.5 Turns
and IDx = 250
Lat 2.4 GHz for 1.5 Turns
and IDx = 450
Lat 2.4 GHz for 1.5 Turns


















0 50 100 150
Trace Width [um]
Lat 2.4 GHz for 2.5 Turns
































0 50 100 150
Trace Width [um]
Lat 2.4 GHz for 2.5 Turns
and IDx = 450
10.5
0 50 100 150
Trace Width [um]
L at 2.4 GHz for 3.5 Turns
and IDx = 250
0 50 100 150
Trace Width [um]
Lat 2.4 GHz for 2.5 Turns






0 50 100 150
Trace Width [um]
L at 2.4 GHz for 3.5 Turns
























0 50 100 150
Trace Width [um]
L at 2.4 GHz for 3.5 Turns





ft A X "h







0 50 100 150
Trace Width [um]
0 50 100 150
Trace Width [um]
TS = 30 um TS = 50 um TS = 70 um TS = 90 um TS = 110um TS = 130um
Figure 33: Inductance as measured at 2.4 GHz
For each of the inductors, pi model parameters were produced to aid in modeling and
analyzing the inductor data. This was done by using Matlab to perform a non-linear least
squares fit on the data to the inductor circuit model, including the inter-turn capacitor,
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using the s parameter output from HFSS. The two port scattering parameters of the
inductor model can be obtained by modifying Equation (10a) to include C,:
jcoCl - o)-CjLs + jcoC/Rs + 1
Then, using circuit theory or the same procedure as found in 2.2.3, the two port
scattering parameters can be derived. Once the model was derived, Matlab used
numerical methods to fit the parameters given bounded conditions. The fit was only
performed up until the self resonant frequency, as above the self resonant frequency the
pi model does not claim to work.
As an example ofusing the inductor library, consider an application for which an
inductor of 6 nH is required. A search of the inductor library reveals that the pi-model
inductance of a 2.5 turn inductor, with an inner diameter of 250um x 350um, trace width
of 130um, and trace spacing of 130um has almost exactly such a value (it is unlikely that
such an inductor would be implemented due to the excessive space it would occupy). In
Figure 34 the input impedance of the inductor is plotted. It is easily visible
that"
the pi
model fits the simulated data extremely well up until frequencies just below the self
resonant point. After the self resonant point, the fit is very bad. This demonstrates that,
below the self resonant point, the pi model is a satisfactory representation ofwhat is
occurring with a rectangular inductor.
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Figure 34: Simulated data versus pi model fit
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5. COUPLING EFFECTS
In order to minimize the area occupied by embedded filters it is necessary to place
them in close proximity with one another. This close proximity can have, however, a













Figure 35: Four port scattering parameters representing coupling
Theoretically, the coupling between embedded capacitors should be minimal due to
the same reasons fringing was negligible - the high permittivity of the material and the
narrow pad to pad distance ensure that the field is tightly constrained to the dielectric
region under the capacitor pads. Inductors, on the other hand, have no such geometry, so
it is possible that the mutual coupling between them is significant, for the same reasons
embedded transformers have been demonstrated to function.
The chief obstacle to using simulation tools to analyze coupling is the numerical
precision which would be required. Coupling between embedded capacitors is expected
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to be extremely low and thus might be outside of the numerical accuracy of the simulator.
In order to overcome this, it is necessary to set the convergence criteria for the simulation
lower than might otherwise be necessary for satisfactory simulation results.
5.1 Coupling Simulations
The coupling between embedded components will depend on a wide variety of
circumstances involving the geometry, the type of component, the proximity to ground
planes, and so forth. As with many other issues in embedded filters, satisfactory
approximate models for coupling do not exist.
5.1.1 Inductor to Inductor Coupling
Depending on the layout of the filter, two embedded inductors may be placed in close
proximity to one another. In other literature [1] embedded inductors are isolated from one





Figure 36: Side by side inductors with ground between
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Keeping the inductors isolated from one another by a ground assures that the
coupling effects between them are minimized and that the
inductors'
response when
placed in the filter circuit closely matches that of the inductor placed in a test circuit.
However, such a layout requires significantly more space than if the two inductors were
merely placed side by side without any kind of ground around them. If such a layout is
used, as shown in Figure 37, steps must be taken to ensure that the coupling between the









Figure 37: Simulation setup for inductor to inductor coupling
The coupling between embedded inductors will be contingent upon a number of
different parameters of the inductor geometry. In order to gain a quantitative
understanding of the impact these various parameters
have on the coupling between
embedded inductors, a number of simulations were run.
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First, two inductors with the layout parameters defined in Table 9 were placed side by
side and surrounded with a ground ring. Such a setting could be used to measure the four
port S parameters by a four port VNA. The inductors were placed a distance "d" apart
and the rest of the model was parameterized to maintain the geometry as indicated in
Figure 37 - thus when the distance d was increased or decreased the same trace to ground












Table 9: Inductor used for coupling simulations
A series of simulations was run in lOOum increments over a range of inductor to
inductor spacings. Each of the simulations was run over a frequency range of 0.5 to 10
GHz.
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Figure 38:Inductor to inductor coupling for various d
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Figure 39:Inductor to inductor coupling for various d
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As mentioned at the beginning of the section, many embedded filters separate the
components by a ground plane. A simulation was performed using the setup in Figure 36,
where d is 300um. An identical setup with the 250um section of ground removed was
then also simulated, so the trace to trace distance in both cases was 850um. The results of
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Figure 41: S4] v Frequency for two inductors separated by a ground plane and not separated by
a ground plane
The difference in coupling when the ground plane is present versus when it is not
present is immediately obvious. At 2.5 GHz, S31 is -30.57 dB and S41 is -29.48 dB for the
inductor that is not separated by a ground plane, while S31 is -42.63 dB and S41 is -44.66
dB for the inductors which were separated by the ground plane. That is a difference of
12.07 dB for S3] (a factor of 4.0) and 15.18 dB for S41 (a factor of 5.7) if the ground plane
is included.
The impact such coupling will have on the model will be contingent upon the circuit
that is being constructed. For some filter circuits such mutual coupling might have almost
no impact on the performance of the filter. For other filter circuits the performance could
be significantly altered by coupling of the magnitude demonstrated here.
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5.1.2 Inductor to Ground Coupling
The proximity the inductor has will invariably affect its properties. Recalling the
lumped element model as specified in Figure 8 (neglecting the inter-turn capacitance C,)
it is clear that the proximity to ground must affect the parasitic capacitance to ground.












Table 10: Inductor used for ground coupling simulation
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Figure 43: Inductor S parameters for various distances to ground






300 3.90 3.74 1.22 45.6 4.01
500 4.01 3.841 1.31 4.43 3.94
Table 1 1 : Extracted results for different trace to ground differences, LSingie is measured at 2 GHz
Table 1 1 demonstrates the difference the proximity to ground makes on the inductor -
the inductance is substantially lowered as would be expected. In addition to that, the
values of the parasitic capacitance tend to be lowered as the inductor is moved away from
the ground. The simulation clearly demonstrates that the best inductor performance will
occur when it is removed from the ground plane, which is a fact well established in
literature.
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5.1.3 Capacitor to Capacitor Coupling
As previously stated, this work relies on simple capacitors formed by separating two
conducting plates with a material with a very high dielectric constant. Because of the
extremely narrow plate separation and the very high dielectric constant of the material,
the fields are tightly constrained to the region immediately beneath the capacitor plates.
This is why, as seen previously, the simulated capacitance of the structures tends to be in
good agreement with approximation take from static field theory.
This would suggest that the coupling between capacitors should be negligible. If the
field is tightly constrained to the dielectric region, very little should be radiated outside of
the structure and thus any structures surrounding the capacitor should not alter its
operation. In order to quantitatively assess the coupling that occurs between embedded




Figure 44: Simulation Setup for Capacitor to Capacitor Coupling
The first parametric sweep used square capacitors with 340 um long sides. The vias to
the top pads of the capacitors were placed as close to the edge of the pads as possible for
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the reasons discussed in section 2.3, and placed along the center of the other dimension.
The results of this sweep are seen below:
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Figure 45: Capacitor to capacitor coupling for various spacing between two 340um x 340um
capacitors
The results shown in Figure 45 demonstrate that the coupling between embedded
capacitors is extremely limited. At 140 um, s2i, or the voltage present at port 2 with an
incident wave at port 1, is over 60 dB down (a factor of 1/1000). Predictably, as the
distance between capacitors is increased the coupling decreases further. By the time the
maximum simulated distance of 1.04 mm was reached, the coupling did not reach above
85 dB down.
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It is also of interest to examine how the coupling between capacitors varies with the
capacitors'
total size. To that end a parametric sweep was performed across different
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Figure 46: Capacitor to capacitor coupling for different capacitor sizes at the minimum
separation
Figure 46 seems to suggest that the coupling between capacitors decreases as the size
of the capacitor pad decreases.
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Figure 47: Capacitor to capacitor coupling at the minimum spacing with traces placed in close
proximity
This suggests that the coupling between capacitors is not really a result of radiated
field from the cavity which forms the capacitor, but rather the coupling between the very
short lengths of trace that connect to the capacitor to the lumped port. Designers ought to
place the traces which connect to capacitor pads as far from one another as possible. This
will ensure that the unwanted coupling between capacitors is kept to a minimum.
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6. EMBEDDED FILTER DESIGN
The theory and practice of implementing filters using LC ladder networks is very well
established. The present work seeks to exactly replicate such LC filters using embedded
passive components. As a result, most of the techniques used to create any LC filter can
be applied to the design ofLC filters implemented with embedded passive components.
The same mathematics, and thus the same algorithms and computer programs, can be
used in the creation of embedded passive filters.
Embedded passives, however, have definite limits to their performance at high
frequency. Because of this, extra consideration, which might otherwise be unnecessary,
must be given to the prototype of embedded passive filters. Particularly, the limited Q
and large parasitic effects associated with embedded components place limits on the
insertion loss, rate of attenuation, and other important qualities of such filters. However,
by paying careful attention to the prototype filter, many of these problems can be
circumvented.
6.1 Creation of the Lumped Element Filter
Ideally there would be no difference between creating an LC filter prototype and
implementing it with discrete components and then doing the same with embedded
passives. However, due to the high frequencies (well beyond those at which LC passive
filters would normally operate) and the significant parasitic effects associated with
embedded passives, actually designing a given LC network is not nearly as simple as
creating the schematic.
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It is important to select a filter design that tends to minimize the losses due to finite
Q. For instance, consider a 5th order Chebyshev low pass filter where the Q value for all
of the components (inductors and capacitors) is 60 at 2.5 GHz.
RiimWHRl IL [dB] @ 2.5 GHz IL [dB] @ 2.5 GHz _. r.n.ipple [dB]
iooo()
LJU Difference [dB]
01 -.00357 -.556 -0.5596
1 -.00746 -.851 -0.8585
5 -.0199 -1.267 -1.2869
3 -.1138 -2.478 -2.5918
Table 12: Insertion loss at 2.5 GHz for Chebyshev low pass filters with different ripple values
In a Chebyshev filter design, the rate of attenuation after the pass band is related to
the magnitude of the ripple. A larger ripple means that parts of the stop band may
experience significant attenuation, but also ensures a much faster rate of attenuation after
the pass band. If ideal components were being used to implement the low pass filter, the
designerwould merely have to weight the ripple requirement with the necessary rate of
attenuation in the stop band.
When using low Q components, however, the tradeoffs are not so simple. Consider
Table 12 where it can be seen that the insertion loss at 2.5 GHz is .556 dB for the
Chebyshev filter with a .01 dB ripple versus -1.267 dB for the Chebyshev filter with a .5
dB ripple. In fact, if Figure 48 is consulted, it can be seen that the filters with larger ripple
specifications never come close to reaching 0 dB as ideally they should. Instead it is seen
that the larger the ripple, the lower the insertion loss throughout the entire pass band.
With an insertion loss of less than 2 throughout the top of the pass band, the 3 dB ripple
filter is nearly unusable. In order to obtain reasonable loss characteristics with better
attenuation rates, it might be necessary to use a higher order filter with a smaller ripple.
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Figure 48: Insertion loss at pass band edge for Q = 10,000 and Q = 60
Also, as discussed in Section 4.2, embedded passives exhibit behavior that is non
linear over frequency. At frequencies significantly below the self resonant frequency of
the passive, the component behaves relatively linearly and acceptably approximates an
ideal inductor or capacitor. However, as the frequency approaches the self resonant
frequency of the component, significantly non-linear behavior is demonstrated.
If such non-linear behavior is exhibited in the pass band, the filter may not perform as
desired. For this reason, the designer must establish an upper bound on the realizable
component values for use in an embedded passive filter. In addition to non-linear effects
experienced by large components, the designer must also be concerned by the space large
valued components occupy.
The equivalent circuit models of embedded components discussed in sections 2.2.1
and 2.3.3 provide intuitive insight into embedded filter performance. Consider the
schematics in Figure 49. The top schematic represents the prototype filter and contains
only ideal components, while the bottom schematic
replaces the individual ideal
components with the circuit models of the embedded components. A number of
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differences in performance immediately become obvious. First of all, all of the capacitors
are replaced with series RLC circuits, while the inductors are replaced by parallel LC
circuits. The impedance of the series RLC circuits that replace the capacitors will tend to
decrease faster than the impedance of the capacitor itself until the self resonant frequency
is reached, at which point it will begin to increase again. Therefore, below the self
resonant frequency the capacitance effectively presented by the capacitor will tend to




















Figure 49: Prototype filter circuit and equivalent filter circuit
Because of this non-linear behavior, the resulting lumped element filter will not
behave the same way the prototype filter does.
6.2 The Transition from Component to Filter
The most efficient method of filter creation is to first design the individual embedded
components required for the filter and then combine them. As was discussed in the
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Section 5, the value of embedded capacitors does not vary significantly with its proximity
to other objects. Therefore, once a capacitor has been produced which achieves the
desired value, it can be placed anywhere in the filter without much cause for concern - it
will maintain the proper capacitance value. It was shown that at the minimum component
to component spacing, some coupling was evident that might be unwanted for some filter
implementations, but this can be combated by ensuring the capacitors are placed
sufficiently far apart in the model.
Inductors, on the other hand, vary widely depending on their proximity to ground
planes. For the simulations performed for the inductor library, as well as most of the
other component simulations performed on inductors, a ground plane was placed around
the entire structure with uniform spacing.
It has been shown that, over a limited frequency range, the simple circuit models
described previously are a good approximation for component behavior. When a lumped
element circuit is formed, however, these circuit models are not accounted for - only a






Figure 50: Lumped element model versus a single lumped element
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The lumped element model which represents the filter that is being built using
embedded passives does not account for the non-ideal behavior of an embedded passive.
It in fact requires that each element present an impedance that would be given by an ideal
component.
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Figure 51: Input impedance versus frequency for an embedded capacitor
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Figure 52: Input impedance v frequency for an embedded capacitor. Note the difference in input
impedance between the idea capacitor and the simulated capacitor at a fixed frequency
|Z | v Frequency
10"
_i i_
3 4 5 6
Frequency [Hz]
7 8 9 10
x
109
Figure 53: Input impedance v frequency for an embedded inductor
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For a low pass filter, the component values (that is L(f) and C(f)), should be found at
the high end of the pass band. This is logical if the structure of the filter is considered. In
a low pass filter, if component values which present a larger than expected shunt
impedance at low frequency and smaller than expected impedance at low frequency are
used, the ripple specification may be affected, but it should not significantly increase the
insertion loss in the pass band. On the other hand, if component values are used which
overestimate the value at the cutoff frequency, the insertion loss at that frequency might
be prohibitively large.
The inductance of an embedded inductor will increase until the self resonant point.
Therefore, if the inductance value is selected at the edge of the pass band, the exact
desired impedance will be presented at the selection frequency, and at all other
frequencies an impedance of lesser value will be present. This means that the attenuation
in the pass band will actually be less than expected. Similarly a capacitor's input
impedance will monotonically decrease. The exact desired impedance will be achieved at
the selection frequency at the edge of the pass band, and for all lower frequencies greater
impedance than expected will be present. As a net result, the insertion loss in the pass
band of the low pass filter should be exactly as modeled at the frequency the components
were selected, and slightly less elsewhere. Additionally, because of the non-linear nature
of the embedded components, the rate of attenuation above the frequency at which the
components were selected should be greater than expected with an embedded filter. The
inductance will continue to increase, thus presenting a higher input impedance than an
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ideal component, and will also increase the insertion loss. The behaviors predicted above
are seen in Section 7.
6.3 Complete Design Procedure for Implementing Embedded Filters
Based on the findings thus far discussed, an efficient method for implementing
embedded filters is suggested.
1 . Determine the necessary specifications for the filter to be implemented. As
previously mentioned, limitations in the Q of embedded components can
significantly degrade the insertion loss of the filter. These effects are
exaggerated in filter designs which require a sharp roll off or narrow
bandwidth.
2. Create a prototype LC filter using standard techniques.
3. Simulate the lumped element filter using components with finite Q values.
The Q values of the components can be modified until a filter with
satisfactory performance is found.
4. Once the required Q is determined for the filter, individual components can be
selected by using the component libraries. It may be the case that the
component performance required for an embedded filter is not achievable, in
which case a filter with less stringent characteristics should be designed or a
different technology used.
5. The capacitor model in Section 4. 1 was shown to very accurately model the
performance of embedded capacitors over an extremely wide range ofvalues.
Because of this it should not be necessary to separately model an individual
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capacitor before it is implemented in a lumped element filter - the results of
simulation will match the modeled results extremely well. On the other hand,
the lumped element inductors do not have a very accurate model. It is
important that they be modeled separately and tuned to achieve the desired
performance on their own before being integrated into a lumped element filter.
6. Once all of the components have been successfully designed, the filter layout
can begin. Because capacitors can be placed anywhere with minimal effects
on their performance, they should be placed in such a way that the total area
of the filter is minimized.
7. After the capacitors have been minimized, the necessary spacing for the
inductor interconnects can be determined. The interconnects from the inductor
should not differ significantly from the inductor that was simulated, otherwise
the additional inductance contributed by the interconnects might cause the
filter to behave undesirably.
8. Once all of the components have been placed, the interconnects, probe pads,
and ground ring can be added to the filter. These should be placed in such a
way that the embedded passives can be altered in at least one dimension
without affecting their position. That way, ensuring that the parameterized
tuning can occur on the model is a simple task.
9. After all of the geometry has been placed, the lumped port excitations can be
added to the model as well as the proper boundary conditions.
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10. Once the model is verified, a simulation setup can be added and the model can
be simulated. The model should first be simulated with a relatively high
convergence in order to ensure fast simulation times.
1 1 . The model should thereafter be tuned until the parameters fall within
specifications.
12. Once the model has been satisfactorily tuned, a discrete sweep should be
performed with a tighter convergence criteria in order to verify simulated
performance. At least some of the frequencies should be solved with an
adaptive sweep at a frequency towards the top of the pass band for the reasons
discussed in section 3.2.2.
By making use of a rigidly defined modeling procedure such as the one above, the
designer can ensure that minimum time will be wasted in making adjustments to the three
dimensional filter models.
6.4 Optimization ofEmbedded Filters
Once a viable embedded filter design has been simulated, it will inevitably be
necessary to tune the various components until the design exhibits the desired behavior.
Other authors have reported using parameterized models to accomplish this tuning
process - for instance, the authors of [41] report performing a parametric sweep which
varied two capacitors over a variety of lengths, thus changing their capacitances. The
results of the parametric sweep were then superimposed over one another and plotted,
thus enabling the designers to select the length values which produced the best filter.
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Because all of the components for the filters in the present work were parameterized
















Figure 54: Filter tuning technique
Each component is created in its own relative coordinate system in HFSS. The filter
is then assembled using the approximate component values as determined from
simulation and the component library. After an initial simulation is run, various fitting
methods can be used to determine which components are in need of tuning. Because the
embedded capacitors show little variation due to coupling, it will likely be the inductors
that require the most coupling. For instance, in the example shown in Figure 54 the
inductors are only skirted by a ground ring on two sides. This differs significantly from
the ground ring which surrounded the entire inductor in the library simulations, and thus
the inductance value will not match.
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In the layout in Figure 54 at least one dimension of evey component is adjustable.
For the capacitors, the lengths going toward the top of the model can be adjusted, which
allows for the capacitance of the shunt capacitors to be changed. For the inductors, the
inner diameter in the Y direction can be adjusted. This will somewhat affect the inter-torn
capacitances and other parasitic parameters, but its most direct effect will be to increase
or decrease the inductance. Because each of the inductors and capacitors can be
individually tuned, the filter can be adjusted until the desire behavior is achieved from the
circuit.
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7. EMBEDDED FILTER IMPLEMENTATION
It is only after a large amount of preliminary work that an embedded filter can be
efficiently implemented. If a careful design procedure has been followed, the design of
the actual physical filter should not be all that difficult. None the less, there are still a
number of challenges that have to be overcome in order to create functional filter
networks out of embedded passives.
7.1 A Three Pole Low Pass Filter
As an initial exercise in implementing LC ladder filters in organic substrates, a simple
>rd3 order low pass filter was created using a Chebyshev prototype. The filter was
designed to have minimum insertion loss at 2.45 GHz and to attenuate frequencies above
that. Due to the nature of a third order filter, the rate at which the attenuation decreases is
substantially limited. The filter was designed using an automated filter prototyping tool in
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Figure 55: Structures of the 3rd order filter
Figure 55 contains two different implementations of the same third order filter.
Ideally, both filters produce identical transfer functions; the Pi and the T network are
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equivalent circuits. However, for reasons discussed in Section 6.2, when the filter is
actually implemented using embedded passives this will not be the case. Notice for the T
network implementation that the value of the two inductors is 4.886 nH, while for the Pi
implementation it is 3.357, about 30% smaller. At the same time, significantly larger






Figure 56: Third order filter as implemented
Using ideal components this difference in component value would be irrelevant.
However, due to the non-ideal nature of embedded components the two circuits become
quite different. The 3.357 nH inductor will occupy less area and have a larger Q than the
4.886 nH inductor. It is noted that the capacitors in the pi circuit are larger than those in
the T circuit. By examining the performance gained by using one 3.357 nH inductor
instead of two 4.886 nH inductors versus the performance lost by having two 1.954 pF
capacitors instead of one 1.343 pF capacitor, one can see that the best performance will
be expected from the pi topology circuit.
Once the best topology was chosen, the circuit was tuned slightly in order to achieve
the best possible performance. The final tuned schematic is seen in Figure 57. It is
noticed that the cutoff frequency has been slightly increased. This is to ensure that the
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insertion loss at 2.5 GHz was as low as possible. It should be noted that both of the
responses assume ideal components.
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Figure 57: Prototyped filter and tuned filter
If the finite Q of the filter components is taken into account (but not other parasitics),
the response is seen in Figure 58 results. The response plotted in the figure uses Q values
obtained from the inductor and capacitor libraries for components of the appropriate
value. Having a finite Q does not significantly perturb the imaginary part of the
impedance presented by the different passives. However, it does introduce a small real
part which is problematic for the performance of the filter. Instead of the ideal Chebyshev
response, in which the magnitude of the insertion loss alternates between 0 and some
predetermined ripple value, the magnitude is now less than OdB.
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03-Pole Low Pass Filter Response
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Figure 58: Filter response with hypothetical losses included
As can be clearly seen, the insertion loss has increased from a minimum of nearly 0 at
2.5 GHz, to nearly -.53 dB. Because the filter here has only three poles, the resulting
insertion loss is insignificant for most applications. However, as more poles are added to
the filter, the insertion loss becomes prohibitively large.
The filter was implemented using the algorithm discussed in Section 6.3. Because of
the accuracy with which the capacitors match the values in the model, it was unnecessary
to model them first. The capacitor sizes were found using the previously described
method and then placed in the three dimensional HFSS model. The inductor must be
simulated separately first due to the variations that occur between it and an inductor from
the library because of the different locations of the interconnects.
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(b)
Figure 59: Two different layouts of the 3-PoIe Low Pass Filter. (Note: The ground ring is not
shown)
In layout (a), the inductor has been placed so there is a significant air gap between the
outermost turn of the inductor and the ground of the capacitors. In layout (b), this gap has
been reduced in order to minimize the space occupied by the filter. It was seen that the
design in (b), although occupying less area, did not behave differently than design (a),
indicating the smaller filter could be implemented without drawbacks.
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03-Pole Low Pass Filter Response
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Figure 60: Three pole filter simulation results
IL @ 2.45 IL @ 4.90
Ilmin[dB1 GHz[dB] GHzfdB] f3dB [GHz]
Ideal -0.49 -0.07 -15.35 3.24
Ideal w/Q -0.651 -0.53 -15.77 3.15
Filter -HFSS -0.661 -0.58 -15.85 3.18
Compact Filter - HFSS -0.659 -0.58 -15.85 3.18
Table 13: Summary of three pole filter simulated results
Reviewing Figure 60 and Table 13 reveal several interesting features of the final
three-pole filter design. First of all, the insertion loss in the pass band is an extremely
close match to the simulation of ideal components with finite Q. This indicates both that
the estimated Q values used in the lumped element simulation were a very close match to
the actual Q of the embedded components, and that the embedded components behave












































Table 14: Component parameters for the three pole filter
The final layout of the three pole filter is seen in Figure 61 . A ground ring is included
around the filter structure. This is necessary for several reasons
- first of all, it would not
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be able to probe the test structure without some kind of continuous ground, and a ground
ring is a convenient way doing so. Although the design differs very little from the layout
and performance of the filter without the ground ring, some changes will occur,
particularly at high frequency. For instance, as noted in Section 5.1.2, the presence of a
ground plane near an inductor will tend to decrease the inductance.
7.2 Five Pole Low Pass Filter
While the creation of a 3rd order filter demonstrates the feasibility of implementing a
low pass filter in an organic substrate, it may not have the performance necessary to
succeed in applications which demand sharp attenuation above the pass band. In order to
accomplish this, a higher order filter is implemented. The fifth order filter has better
attenuation characteristics but adds additional design challenges due to the presence of
more coupled elements, and the larger area consumed by the filter due to its many
components.
As before, a lumped element prototype filter was constructed using the automated










Figure 62: Prototype fifth order low pass Filters














Figure 63: Response of the lumped element filter with finite Q components
The two different filter topologies mentioned in the previous section must again be
examined. A cursory glance again reveals that the T topology filter contains an
inductance value that is high at 7.77nH. Reviewing the embedded inductor library reveals
that a 7.77 nH inductor with a self resonance sufficiently high above the pass band of the
filter can be created, but the component's behavior is unacceptably non-linear. The other
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topology should deliver the same performance with no disadvantage as far as size or Q is
concerned.
The five pole filter was implemented in HFSS using the same method outlined in
Section 6.3.
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Figure'64: Simulated response of the fifth order filter
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Table 16: Component parameters in the five pole filter
As before, a ground ring was included in the construction of the low pass filter. The
two inductors happened to be of such values that it was necessary to either use a 2.75 turn
inductor with a very small inner diameter, or a 2.25 turn inductor with a very large inner
diameter. Because the goal of the present work is to implement such filters in the
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minimum possible area, the 2.75 turn inductor topology was selected which minimized
the vacant area in the center of the inductor.






















Table 17: Component parameters in the five pole filter
Another implementation of the fifth order low pass filter was also attempted. In this
implementation, the inductors were enclosed by grounds and given spacing identical to
those used in the library simulations in order to attempt to minimize the tuning necessary
to make the embedded filter work as predicted. In addition to this, much larger trace
widths were used to try to improve the insertion loss at the edge of the pass band to a
more acceptable level.







Table 18: Discrete simulation values for the five pole filter
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8. EMBEDDED FILTER MANUFACTURING
In order for embedded filters to be useful in high volume manufacturing, the
tolerances involved in those processes must not cause the filter's response to alter beyond
specifications. While studying the effects of process variation on embedded filters would
be a thesis unto itself, it is necessary for completeness to examine some of the dominant
process variations and their effect on filter performance.
8.1 Types ofVariations
The operation of embedded filters is dependent on a large number of parameters,
most ofwhich can be altered on a small scale without significantly affecting the operation
of the filter. Although the present work does not attempt to perform a complete analysis
ofmanufacturing variations on embedded filters, it is convenient to use the filters that
were already created and parameterized to perform an initial investigation. A cursory
investigation should be enough to confirm that manufacture is possible, and also draw
attention to those particular material properties which must be most stringently controlled
in order for filters to perform as excepted.
Parameter Effects ofVariation
-'
Trace Width Inductance, Q of components
Capacitor Pad Size Capacitance - varies directly with total pad area
Layer Thickness For routing layers, effects Q of the inductors
Dielectric Constant Capacitance - varies directly with dielectric constant
Conductivity Q of components - insertion loss of filters
Table 19: Summary of pertinent manufacturing variations
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Figure 67: Conductor width variation
Conductor width will tend to vary as a result of uncertainties in the etching process.
Variation in width for the etch process will occur primarily around the center of the
conductor; a net displacement would tend to shift the whole filter structure which would
not impact the performance. Uncertainty in the etching process, however, can lead to
significant variations in the trace width. At the minimum trace width, process variations
can tend to vary up to 20% of the trace width.
It then becomes necessary to examine the effects of trace width variation on the
performance of embedded filters. The variations in trace width evident on the routing
layers are not the same as the variations in pad width on the capacitor pad layer.
Therefore, the trace width variation will primarily affect the inductance of spiral
inductors and interconnects. If the variation has minimal impact on inductor values, then
it will likely have little impact on filter performance.
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In order to test the effects of variation on filters, a sample case was run using the first
five pole filter discussed in Section 7.2. The trace width was uniformly varied (as this is
likely the way process variation would affect the trace width in the actual filter) from the
minimum to the maximum value. Each width was then simulated using the same
parameters as used previously. The results were then compared to the case with the
nominal width.
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Figure 68: Response of the 5-pole low pass filter for nominal width as well as the minimum and
maximum variation width






















Table 20: Discrete sweep results for trace width variation
As expected, the variation in trace width affected the Q, and consequently the
insertion loss of the filter. In Table 20 it is made clearly evident: right around the cutoff
frequency at 2.5 GHz, the insertion loss of the filter is .17 dB lower when the trace width
is at its maximum and .19 db higher when at its minimum. At 3.5 GHz, well above the
cutoff frequency, a similar difference is seen in the insertion loss, but represents a much
smaller fraction of the whole.
These results are consistent with what was seen in the inductor library; namely that
the trace width does not significantly vary inductance (although it does to a small extent)
and that the Q of the component improves somewhat with an increase in trace width. The
evidence here suggests that trace width variations should not significantly affect the
performance of the filter unless the filter is extremely sensitive to inductor values.
However, as mentioned before, doubly terminated LC ladder networks are particularly
insensitive to variation and thus resistant to the small changes in inductance that might be
presented.
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8.1.2 Layer Thickness Variations
The most critical thickness parameter is that of the capacitor layer. As Equation (15)
indicates, the capacitance of a parallel plate capacitor varies inversely with the distance
between the plates. Because of the direct relationship between this layer thickness and the
capacitance, any variation in the thickness of the high k dielectric layer will result in a
corresponding variation in capacitance.
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Figure 69: Input impedance for various dielectric thicknesses
The adverse effects of capacitance dielectric layer thickness are clearly evidenced in
Figure 69, for which a variation of the nominal layer thickness (75% of the nominal layer
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Figure 70: Dielectric layer variation effect
The effect of dielectric layer thickness variation is exactly as expected - the
capacitance varies inversely with layer thickness to a very exact degree.
Other layer thicknesses are not as critical to the overall performance of the filter. In
order to achieve maximum Q and minimum parasitic capacitances, the embedded
inductor structures are created without a ground plane. The only ground plane is very far
from the routing layer, on the bottom side of the core. Therefore, the minor variations in
layer thickness will only result in a small difference in the distance from the plane layer,
which will have almost no effect on inductance. If the thickness of the routing layer itself
varies, the principle effect will be on the inter-turn capacitance (which, as shown
previously, is quite negligible) and the Q of the inductor. The variation in Q of the
inductor as a function of layer thickness can be some cause for concern, but should only
affect the insertion loss.
8.1.3 Dielectric Constant Variations
The capacitance of embedded capacitors is directly proportional to the dielectric
constant of the material between the capacitor plates. For this reason, embedded
capacitors are extremely sensitive to variations in the material's dielectric constant
- a
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20% increase in the dielectric constant value will result in a 20% increase in the
capacitance value. As the ideality of the embedded capacitors has already been
demonstrated, it is sufficient to say that the relationship will stand.
Inductors and intercomiect trace values will also vary with the value of the dielectric
constant in which they are submerged. Their dependence, however, is not as strong as
that of the capacitors.
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9. CONCLUSIONS
The continually expanding market for mobile communications devices has made
the prospect of using embedded passives extremely attractive. The purpose of the present
work has been to assist in bridging the gap between the lengthy academic discussions of
the potential uses of embedded passives and the implementation of practical circuits that
could be taken to market. By formulating a fast and efficient design approach for
implementing embedded passive filters, the present work helps ensure that the great deal
of effort invested into overcoming the extensive processing challenges associated with
creating embedded passives can be put to profitable use for actual devices.
9. 1 Contribution of the Present Work
The present work first summarizes some of the prolific knowledge already published
concerning the creation of embedded passive devices with a focus on the parameters that
are most important for filter implementation. Based on careful review of previous
literature, the qualitative relationships between different device dimensions and the
resulting change in value are highlighted with an emphasis on the way such relationships
can be used in creating optimized embedded passives. By providing a straightforward
representation of this knowledge, the present work aids future designers by presenting a
concise, visual representation ofwhat is otherwise distributed over many pages of
journals and periodicals.
The extensive discussion of the simulation parameters used in the present work will
serve as a practical guide to ensure continuity between the simulation practices followed
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in this work and those followed in future works. By developing a logical, well
documented approach to simulations, inaccuracies due to inconsistent practices can be
effectively avoided. Furthermore, as the techniques for creating embedded passive
networks are further refined, the simulation recommendations used in the present work
will provide continuity with future generations of embedded passive filters.
The contribution of parameterized three dimensional component models will allow
for not only the timely simulation and optimization of individual embedded components,
but for the fast and easy tuning of entire embedded filters as well. By developing
simulation tools which expand the designer's ability to easily implement embedded
passive filters, the present work will assist in shortening the time required to create an
embedded passive filter network.
The contribution of component libraries demonstrates the way parameterized
component models can be used to assist in creating a fast and effective design
methodology. The libraries also form a base from which a wide variety of different
embedded passive networks can be created in the future. By eliminating the need for a
lengthy and intricate design cycle for each individual component, the designer can
instead focus on creating a filter that meets .thedesign criteria and occupies a minimal
amount of space.
Creating a documented procedure for implementing embedded passive filters will
allow for the rapid implementation of future embedded filters. As opposed to making
each filter design a new and unique process, a straightforward design procedure for filters
will assist in making their implementation a routine matter. The hope would be that
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eventually the creation on an embedded passive network would not require significantly
more difficulty than soldering together leaded inductors and capacitors for a low
frequency filter.
The design of two embedded passive filters demonstrates the effectiveness of the
procedures suggested in the present work. Although the low pass filters presented in the
present work do not demonstrate a great stride forward in embedded passive technology,
they do demonstrate the fruits of an effective, optimized design process that can be
translated effectively into a wide variety of other designs.
Finally, the inclusion of some initial results on the effects of process variation on
embedded passives form a staring point from which future detailed investigations on the
limitations manufacturing variation places on embedded can begin. From the
observations made in the present work, it is obvious that dielectric constant variations and
dielectric thickness variations will be of primary concern in the manufacture of embedded
passive filters. In order for high volume manufacturing to be effective, it will be
necessary to ensure that the stringent requirements for these parameters can be met.
9.2 Future Work
Despite the proven accuracy and tremendous flexibility of the simulation tools used in
this thesis, they will never be an acceptable replacement for the measurement of
manufactured components. The work presented here is truly incomplete until precise
network analyzer measurement is used to verify the results presented.
The present work relied exclusively on simulation of components because the timing
of the next Intel test vehicle did not coincide well with the author's graduation date.
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Obviously, no matter how detailed or involved the simulations might be, there is no
replacement for measured data.
Even with a rigorous design procedure, the filters implemented in the present work
did not always behave as predicted.
9.3 Closing Remarks
Ultimately, the success or failure of embedded passive components in marketable
products will be a question more of economics than engineering. If embedded passive
circuits cost less, have better performance, occupy less area, produce better yields and
have higher reliability than do discrete passives, corporations would not even have to
consider whether or not to use them. However, as the present work has demonstrated, a
number of performance hurdles exist in the implementation of embedded passive designs,
which suggest that it may be a few more years still until the market is truly ready for
embedded passives.
What will the future hold? Perhaps someday low cost embedded passives will
completely replace surface mount components. At this point, however, such an
occurrence is many years away. For now, profit, that omnipresentmotivator of business
and technology, will ultimately dictate the role embedded passive devices play in
technology. And the two circuits lived happily ever after, in their resistance-free
relationship. THE END.
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APPENDIX I: USER DEFINED PRIMITIVE INDUCTOR DLL
ttinclude ". . /Headers/UserDef inedPrimitiveDLLInclude
// User's own utility function prototypes
long CreatePath( struct UDPFunctionLib* functionLib, void*
callbackData, double* paramValues) ;
long CreateProfile (struct UDPFunctionLib* functionLib, void*
callbackData, double* paramValues) ;
long CreateVias (struct UDPFunctionLib* functionLib, void*
callbackData, double* paramValues) ;
static struct UDPPrimitiveTypelnfo primitivelnfo =
"Rectangular Spiral",





struct UDPPrimitiveTypelnfo* GetPrimitiveTypelnfo ( )
return &primitivelnfo;
}
struct UDPPrimitiveParameterDefinition primParams []
{
'Xo", "X Position of start point", kUDPLengthUnit , 0|
TYo", "Y Position of start point", kUDPLengthUnit, o[
'Zo", "Z Position of start point", kUDPLengthUnit,
IDX", "X Inner diameter", kUDPLengthUnit, 200 ]
'IDY", "Y Inner diameter", kUDPLengthUnit, 200 ]
'TurnSep", "Separation distance between turns", kUDPLengthUnit,
60} ,
};
"Turns", "Number of turns", kUDPNoUnit, 2},
"Width", "Width of the spiral", kUDPLengthUnit, 30} ,
{"Height", "Height of the spiral", kUDPLengthUnit, 15},
"Xoff", "Offset of first point", kUDPLengthUnit, 70} ,
"Yoff", "Offset of first point", kUDPLengthUnit, 70},
"DVpt", "Diameter of the top via pad", kUDPLengthUnit, 165},
"HVpt", "Height of top via pad", kUDPLengthUnit, 15},
"DVpb", "Diameter of the bottom via pad", kUDPLengthUnit, 171} ,
"HVpb", "Height of bottom via pad", kUDPLengthUnit, 19},
"DVia", "Diameter of Via", kUDPLengthUnit, 100} ,
"HVia", "Height of Via", kUDPLengthUnit, 54},
"Bridge", "Length of Bridge", kUDPLengthUnit, 300} ,
"BW", "Width of Bridge", kUDPLengthUnit, 85},
"SL", "Lenght of Last Trace", kUDPLengthUnit, 150} ,
"SI", "Lenght of Outside Trace 1", kUDPLengthUnit, 50},
"S2", "Lenght of Outside Trace 2", kUDPLengthUnit, 200} ,
static int numOfParameters =




UDPPrimitiveParameterDef inition** paramDef inition)
{
*paramDef inition = primParams
return numOfParameters ;
extern "C" DLLEXPORT
char* GetLengthParameterUnits ( )
}
return "um"
// Incase of error this function should return 0
extern "C" DLLEXPORT
int AreParameterValuesValid(char ** error, double* paramValues)
{
double xStart = paramValues [0]
double yStart = paramValues [1] ;
double zStart = paramValues [2] ;
double idx = paramValues [3] ;
double idy = paramValues [4] ;
double ts = paramValues [5] ;
double noOfTurns = paramValues [6] ;
double tw = paramValues [7] ;
double th = paramValues [8] ;
// Number of turns can not be < . 5
if (noOfTurns < .5)
*error = "The number of turns cannot be less than 0.5.
return 0 ;
/ distance should be > 0
f (ts <= 0)
*error = "The separation distance between turns must be
greater than 0 . " ;
return 0 ;
/ width should be > 0
f (tw <= 0)




// height should != 0
if (th == 0)
{
*error = "The height cannot be equal to 0
return 0;
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// distance between turns should be more then the width
if (ts <= tw)
*error = "The separation distance between turns must be






long CreatePrimitive (struct UDPFunctionLib* functionLib, void*
callbackData, double* paramValues)
long path = CreatePath (functionLib, callbackData, paramValues);
// Is path valid?
if (path == -1)
{





long profile = CreateProf ile (functionLib, callbackData,
paramValues) ;
// Is profile valid?
if (profile == -1)
{




struct UDPSweepOptions sweepOptions = {kUDPRoundDraft , 0.0, 0.0}
long success = functionLib- >sweepAlongPath (prof ile, path,
&sweepOptions, callbackData) ;
// Did the sweep operation succeed?
if (success == 0)
{
functionLib- >addMessage (kUDPErrorMessage, "Could not sweep
profile along path", callbackData);
return 0 ;
}
long cylinder = CreateVias (functionLib, callbackData,
paramValues) ;
// Sweep from 2D object to 3D object
struct UDPVector sweepVector = {0, 0, paramValues [8] } ;
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// User defined extra functions
long CreatePath (struct UDPFunctionLib* functionLib, void*
callbackData, double* paramValues)
double xStart = paramValues [0]
double yStart = paramValues [1]
double zStart = paramValues [2]
double idx = paramValues [3] ;
double idy = paramValues [4] ;
double ts = paramValues [5] ;
double tw = paramValues [7] ;
double ycur, xcur;
double xoff = paramValues [9] ;
double yof f = paramValues [10] ;
double dist = paramValues [2] ;
double lastlen = paramValues [19] ;
double conlen = paramValues [20] ;
int noOfSegments = (int) (4*paramValues [6] ) +2; // The extra point
is for the connection line
int noOfPoints = noOfSegments + 1 ;
struct UDPPosition* arrayOfPositions = new
UDPPosition [noOfPoints] ;
int i=0;
arrayOfPositions [0] .x = xStart;
arrayOfPositions [0] ,y = yStart;
arrayOfPositions [0] . z = zStart;
xcur = xStart;
ycur = yStart;
for (i = l; i<noOfPoints-2 i++)
{
if(i%4 == 0)
xcur = xcur idx (i/2 1) * ts tw;
if(i%4 == 1)
ycur = ycur + idy + ((i+l)/2 2) * ts + tw;
if(i%4 == 2)




}ycur = ycur - idy ((i-3)/2) * ts tw;
//Add to array of positions for the polyline
arrayOfPositions [i] .x = xcur;
arrayOfPositions [i] .y = ycur;
arrayOfPositions [i] .z = zStart;
arrayOfPositions [0] .x += xoff
arrayOfPositions [1] .x += xoff
arrayOfPositions [0] .y += yoff
i = noOfPoints 2;
//Add the last length of line out at a right anqle
if(i%4 == 0)
{
arrayOfPositions [i] .x = xcur lastlen;
arrayOfPositions [i+l] .x = xcur - lastlen;
arrayOfPositions [i] .y = ycur;
arrayOfPositions [i+l] .y = ycur conlen;
if(i%4 == 1)
{
arrayOfPositions [i] .x = xcur;
arrayOfPositions [i+l] .x = xcur conlen;
arrayOfPositions [i] .y = ycur + lastlen;
arrayOfPositions [i+l] .y = ycur + lastlen;
if(i%4 == 2)
{
arrayOfPositions [i] .x = xcur + lastlen;
arrayOfPositions [i+l] .x = xcur + lastlen;
arrayOfPositions [i] .y = ycur ;
arrayOfPositions [i+l] .y = ycur + conlen;
if(i%4 == 3)
{
arrayOfPositions [i] .x = xcur;
arrayOfPositions [i+l] .x = xcur + conlen;
arrayOfPositions [i] .y = ycur - lastlen;
arrayOfPositions [i+l] .y = ycur lastlen;
}
arrayOfPositions [i] . z = zStart;
arrayOfPositions [i+l] . z = zStart;
struct UDPPolylineSegmentDefinition* arrayOfSegmentDef inition
new UDPPolylineSegmentDefinition [noOfSegments] ;
for (i=0; i<noOfSegments ; i++)
arrayOfSegmentDef inition [i] . segmentType = kUDPLineSegment ;
arrayOfSegmentDef inition [i] . segmentStartlndex = i
}
struct UDPPolylineDefinition polylineDef inition;
polylineDef inition. noOfPoints = noOfPoints;
polylineDef inition. arrayOfPosition = arrayOfPositions;
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polylineDef inition. noOfSegments = noOfSegments ;
polylineDef inition . arrayOfSegmentDef inition =
arrayOfSegmentDef inition;
polylineDef inition. isCovered = 0 ;
-long path = functionLib- >createPolyline (&polylineDef inition,
callbackData) ;
delete [] arrayOfPositions;
// Did the polyline operation failed?
//assert (path == -1)
return path;
long CreateProf ile (struct UDPFunctionLib* functionLib, void*
callbackData, double* paramValues)
double xStart = paramValues [0]
double yStart = paramValues [1]
double zstart = paramValues [2]
//double dist = paramValues [5] ;
double width = paramValues [7] ;
double height = paramValues [8] ;
double xoff = paramValues [9]
double yoff = paramValues [10] ;
struct UDPPosition* arrayOfProfPositions = new UDPPosition [2] ;
arrayOfProfPositions [0] .y = yStart + yoff;
arrayOfProfPositions [0] .x = xStart + xoff (width/2.0);
arrayOfProfPositions [0] .z = zstart;
arrayOfProfPositions [1] .y = yStart + yoff;
arrayOfProfPositions [1] .x = xStart + xoff + (width/2 . 0)
arrayOfProfPositions [1] . z = zstart;
struct UDPPolylineSegmentDef inition*
arrayOfProfSegmentDef inition = new UDPPolylineSegmentDef inition [1] ,
arrayOfProfSegmentDef inition [0] . segmentType = kUDPLineSegment ;
arrayOfProfSegmentDef inition [0] . segmentStartlndex = 0 ;
struct UDPPolylineDef inition polylineProfDef inition ,
polylineProfDefinition. noOfPoints = 2 ;
polylineProfDef inition. arrayOfPosition = arrayOfProfPositions ,-
polylineProfDef inition. noOfSegments = 1;
polylineProfDefinition . arrayOfSegmentDef inition =
arrayOfProfSegmentDefinit ion;
polylineProfDefinition. isCovered = 0 ;
long profile =
functionLib-
>createPolyline (&polylineProfDef inition, callbackData) ;
delete [] arrayOfProfPositions
// Did the polyline operation failed?




long CreateVias (struct UDPFunctionLib* functionLib, void*
callbackData, double* paramValues)
UDPPosition sPosition;
sPosition.x = paramValues [0] + paramValues [9] ;
sPosition. y = paramValues [1] + paramValues [10] ;
sPosition. z = paramValues [2] ;
double twidth = paramValues [7]
double viaPadtop = paramValues [11] ;
double viaPadbot = paramValues [13] ;
double viaWidth = paramValues [15] ;
double viaPadtoph = paramValues [12] ;
double viaPadboth = paramValues [14]
double viaH = paramValues [16] ;
double bLength = paramValues [17] ;
double bWidth = paramValues [18] ;
double bxyz[3] ;
double conlen = paramValues [21] ;
long cylinder = functionLib-
>createCylinder (kUDPZAxis , &sPosition, viaPadtop/2 , viaPadtoph,
callbackData)
cylinder = functionLib-
>createCylinder (kUDPZAxis , ksPosition, viaWidth/2 , -viaH, callbackData) ;
sPosition. z -= viaH;
cylinder = functionLib-
>createCylinder (kUDPZAxis, &sPosition, viaPadbot/2 , -viaPadboth,
callbackData) ;
bxyz[0] = -bLength;
bxyz [1] = bWidth;
bxyz[2] = -viaPadboth;
sPosition. y -= bWidth/2;
long under = functionLib- >createBox (&sPosition, bxyz , callbackData)
sPosition.x = paramValues [0] + paramValues [9] bLength;
sPosition. y = paramValues [1] + paramValues [10] tWidth/2;
sPosition. z = paramValues [2\
//Create the last arm
bxyz[0] = -conlen;
bxyzfl] = twidth;
bxyz [2] = viaPadtoph;
under =
functionLib- >createBox (&sPosition, bxyz, callbackData)
sPosition.x = paramValues [0] + paramValues [9] bLength;
sPosition. y = paramValues [1] + paramValues [10] ;
sPosition. z = paramValues [2] ;
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cylinder = functionLib-
>createCylinder (kUDPZAxis, ksPosition, viaPadtop/2 , viaPadtoph,
callbackData) ;
cylinder = functionLib-
>createCylinder (kUDPZAxis, &sPosition, viaWidth/2 , -viaH, callbackData)
sPosition. z -= viaH;
cylinder = functionLib-





APPENDIX II: CAPACITOR LIBRARY MACRO
Option Explicit
Public Sub simulate C
( i t i t i t r r i i t I i i t i i i t i till)
PUBLIC SUB: SIMULATE
FUNCTION: Using a predefined HFSS model named "CSguare"
the subroutine iterates through a loop, each time
incrementing the area of the embedded capacitor,
running a sweep, and then storing the pertinent
data in a Matlab structure.









Dim m As Integer
Dim n As Integer














Module Object (Referenced to solver)
'Matlab Application Object
'Various counters
Dim strName As String
Dim strTemp As String
Dim strPath As String
Dim strCX As String
Dim strCY As String
Dim strLX As String
Dim strLY As String
'String for file name
' Temporary string
'String for file path
'String for HFSS call
Dim dblCount As Double
areas
'Loop variable holding the different, total
Dim dblWidth 'Capacitor width
'GET ALL NECESSARY HFSS OBJECTS SEE HFSS DOCUMENTATION FOR DETAILS
Set oHfssApp = CreateObject ( "Ansof tHfss .HfssScriptlnterface" )
Set oDesktop = oHfssApp . GetAppDesktop ( )
Set oProject = oDesktop . SetActiveProject ( "CSquare" )
Set oDesign = oProject . SetActiveDesign ( "CI" )
Set oEditor = oDesign. SetActiveEditor ( "3D Modeler")
Set oModule = oDesign.GetModule ( "AnalysisSetup" )
Set oModuleS = oDesign.GetModule ( "Solutions")
'GET MATLAB OBJECTS - SEE MATLAB DOCUMENTATION FOR DETAILS
Set oMatlabApp = CreateObject ( "matlab .
application" )
strPath = "C:\Documents and Settings\wj 10613\My Documents\Square\"
'MAIN LOOP PAD AREA INCREMENTED BEFORE EACH ITERATION
For dblCount = 10000 To 1000000 Step 10000
'Set pad length, assuming square pads
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dblWidth = dblCount "0.5
'Update form
Forml.Textl.Text = Forml . Textl . Text & "Now Simulating
Width = " & CStr (dblWidth) & " um"
'Move ground ring to appropriate position
oDesign. ChangeProperty Array ( "NAME :AllTabs" ,
Array ( "NAME : LocalVariableTab" , Array ( "NAME: PropServers" ,
"LocalVariables") , Array ( "NAME : ChangedProps" ,
Array ("NAME: CX" , "Value :=",
CStr (dblWidth) & "um" ) ) ) )
'Analyze the current setup
'NOTE: SETUP IS DEFINED IN HFSS MODEL AS
' SETUP1 , MACRO DOES NOT ADJUST SETUP PARAMATERS
oDesign. Solve Array ( "Setupl " )
'Wait for simulation to complete
DoEvents
'Get model variables
strCX = oDesign. getvariablevalue ( "CX" )
strCY = oDesign. getvariablevalue ( "CY" )
strLX = oDesign. getvariablevalue ( "LX" )
strLY = oDesign. getvariablevalue ( "LY" )
'Create a string with model variables so appropriate
solution is accessed
strTemp = "CX='" & CStr (dblWidth) & "um' CY= " &
CStr (dblWidth) & "um' LX= " & CStr (dblWidth + 2000)
& "um' LY= ' " & CStr (dblWidth + 2000) & "um'"
'Export s param data to a matlab file
oModuleS . ExportNetworkData strTemp, Array (
"Setupl : Sweepl" ) , 7,
strPath & "Cm", Array ( "All" ) ,
True, 50
DoEvents
strName = "CSq" & CStr (Int (dblWidth) )
'Matlab: Clear data, then run the matlab file output from
HFSS.
appropriately .
'Once data is input, set all of the structure fields
oMatlabApp. Execute ("clear all")
oMatlabApp. Execute ("run '" & strPath & "Cm'")
oMatlabApp.Execute (strName & ".f = f")
oMatlabApp .Execute (strName & ".sll = S(:,l)")
oMatlabApp. Execute (strName & " . Length= ' " &
CStr (dblWidth) & " '" )
oMatlabApp.Execute (strName & ".Width='" & CStr (dblWidth)
& " ' " )
oMatlabApp. Execute (strName & ".Date=,M & CStr (Now) &
oMatlabApp. Execute ("save '" & strPath & "Stored\" &







APPENDIX III: INDUCTOR LIBRARY MACRO
Option Explicit





Public Sub simulate ()
i i i i t i i i i i i i t t i i i i t i i
PUBLIC SUB: simulate
FUNCTION: Increment each of a set of inductor parameters
in a set of nested for loops to simulate a wide
variety of different inductors.
CREATED : 4/05
AUTHOR: WILLIAM LAMBERT















'HFFS Module Object (Solution Module)
Dim oMatlabApp 'Matlab Application Object
Dim VarArray
Dim ptVia As typPoint
Dim ptCornerl As typPoint
inductor
Dim ptCorner2 As typPoint
inductor
Dim ptTraceEnd As typPoint
Dim ptBridge As typPoint
Dim m As Integer
Dim n As Integer
Dim i As Integer
'Location of the via
'Location of the outermost corner of the
'on the underpass side
'Loacation of the outermost corner of the
'on the opposite side of ptCornerl
' Point at the end of the the inductor
'Point of the other end of the inductor
'Counter variables
Dim strName As String
Dim strXl As String
Dim strX2 As String
Dim strYl As String
Dim strY2 As String
Dim strGRW As String
Dim strGRB As String
Dim strTemp As String
Dim strPath As String
Dim dblWidthX As Double
Dim dblWidthY As Double
Dim dblGRW As Double




Path to save data
Ground ring width variable.
Trace Width Variable
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Dim dblTS As Double 'Trace Spacing Variable
Dim dblTurns As Double 'Turns variable
Dim dbllDX As Double 'Inner diameter X variable
Dim dbllDY As Double 'Inner diameter Y variable
Dim dblBridge As Double 'Bridge length variable
Dim dblLength As Double 'Total inductor length variable
Dim dblSide As Double 'Side length variable.
Dim dblPosition ( ) As Double
'Set HFFS objects appropriately
Set oHfssApp = CreateObject ( "AnsoftHfss .HfssScriptlnterface" )
Set oDesktop = oHf ssApp . GetAppDesktop ( )
Set oProject = oDesktop. SetActiveProject ( "LwGR" )
Set oDesign = oProject . SetActiveDesign ( "LwGRl" )
Set oEditor = oDesign . SetActiveEditor ( "3D Modeler")
Set oModule = oDesign.GetModule ( "AnalysisSetup" )
Set oModuleS = oDesign .GetModule ( "Solutions" )
'Set the Matlab applicaiton object
Set oMatlabApp = CreateObj ect ( "matlab . application" )
'Set the path
strPath = "C:\Documents and Settings\wj 10613\My Documents\GR\ "
' Set the ground ring width
dblGRW = 25 0
'Start of the loop of inductor parameters
For dbllDX = 250 To 650 Step 200
For dblTurns = 1.5 To 3.5 Step 1
For dblTS = 30 To 130 Step 20
For dblTW = 30 To 130 Step 20
'Set both ground ring width variables.
dbllDY = dbllDX + 100
'Update form
Forml .Text1 .Text = Forml . Text 1 .Text & "Now Simulating
Turns = " & CStr (dblTurns) & " TS = " & CStr(dblTS)




'Find the locaiton of corner 1
ptCornerl = GetLPosition (Int (dblTurns * 4) - 2, dbllDX,
dbllDY, dblTS, dblTW)
'Calculate the location of the bridge point
ptBridge.X = ptVia.X (165 + (Int (dblTurns) ) * (dblTS +
dblTW) + dblTW / 2 + dblTS / 2)
ptBridge.Y = ptVia.Y
'Find the legnth of the bridge
dblBridge = Abs (ptBridge .X ptVia.X)
'Calcculate the location of the second corner point.
ptCorner2 = GetLPosition (Int (dblTurns * 4), dbllDX,
dbllDY, dblTS, dblTW)
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'Calculate the position of the end of the trace.
ptTraceEnd.X = ptCorner2.X + 150
ptTraceEnd.Y = ptVia.Y
dblSide = Abs (ptCorner2 . Y ptTraceEnd.Y)
'Set the number of turns of the inductor the the new
value
oEditor . ChangeProperty Array ( "NAME :AllTabs" ,
Array ( "NAME:Geometry3DCmdTab" , Array ( "NAME : PropServers " ,
__
"L: CreateUserDef inedPart : 1" ) , Array ( "NAME : ChangedProps" ,
Array ( "NAME: Turns " , "Value :=",
dblTurns), Array ( "NAME : Bridge" , "Value :=",
CStr (dblBridge) & "um"), Array ( "NAME : SL" , "Value:=",
CStr (dblSide) & "um"), Array ( "NAME :Width" , "Value:=",
CStr(dblTW) & "um"), Array ( "NAME : TurnSep" , "Value:=",
CStr(dblTW + dblTS) & "um"),
Array ("NAME: IDX" , "Value :=", CStr(dbllDX) & "um"),
Array ("NAME: IDY" , "Value :=", CStr(dbllDY) & "um"))))
DoEvents
'Move the lumped source to the appropriate position
oEditor .ChangeProperty Array ( "NAME :AllTabs " ,
Array ( "NAME:Geometry3DCmdTab" , Array ( "NAME : PropServers " , _
"Rl :CreateRectangle:l") , Array ( "NAME : ChangedProps" ,
Array ("NAME: Position" , "X:=",
CStr (ptBridge.X - 150) & "um" , "Y:=",
CStr (ptBridge. Y - dblTW / 2) & "um", "Z:=", "15um"),
Array ( "NAME: YSize" , "Value:=", CStr(dblTW) &_
"um"))))
DoEvents
'Set the location of the other lumped source
oEditor. ChangeProperty Array ( "NAME :AllTabs " ,




"R2 :CreateRectangle: 1" ) , Array ( "NAME : ChangedProps" ,
Array ( "NAME: Position" , "X:=", CStr (ptTraceEnd .X) _
& "um", "Y:=", CStr (ptTraceEnd.Y dblTW / 2) & "um" ,
"Z: = " , "15um") ,
Array ("NAME:YSize " , "Value :=", CStr(dblTW) & "um"))))
DoEvents
' Find Ground Ring width
dblWidthX = 2 * dblGRW + 2 * 150 + 150 + Abs (ptTraceEnd. X
ptBridge .X)
dblWidthY = 2 * dblGRW + 2 * 300 + dblTW +
Abs (ptCornerl .Y ptCorner2.Y)
'Move ground ring to appropriate position
oDesign. ChangeProperty Array ( "NAME :AllTabs" ,
Array ( "NAME :
LocalVariableTab"
, Array ( "NAME : PropServers" , _
"LocalVariables") , Array ( "NAME : ChangedProps" ,
Array ("NAME:
XI"
, "Value :=", _
CStr (ptBridge.X - 300 dblGRW) & "um"), Array ( "NAME : Yl " ,
"Value :=" ,
CStr (ptCornerl .Y 300 dblGRW - dblTW / 2) & "um"),
Array ( "NAME :X2", "Value :=", CStr (dblWidthX) _
& "um"), Array ( "NAME :Y2", "Value:=", CStr (dblWidthY) &
"um") ) ) )
DoEvents
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'Analyze the current setup
oDesign. Solve Array ( "Setupl" )
DoEvents
strXl = oDesign. getvariablevalue ( "XI" )
strX2 = oDesign. getvariablevalue ( "X2" )
strYl = oDesign. getvariablevalue ( "Yl" )
strY2 = oDesign. getvariablevalue ( "Y2" )
strGRW = oDesign . getvariablevalue ( "GRW" )
strGRB = oDesign.getvariablevalue ( "GRB" )
strTemp =
"GRB='" & strGRB & "' GRW= ' " & strGRW & "'
Xl= ' " & strXl Sc
"' X2='" & strX2 & "' Yl= ' " & strYl & "' Y2='" & strY2
& rr i 11
'Export the results to a matlab file
oModuleS . ExportNetworkData strTemp, Array (
"Setupl : Sweepl" ) , 7,
strPath & "L.m", Array ( "All ") ,
True, 5 0
DoEvents
'Find the total length of the inductor
dblLength = GetTotalLength (dblTurns , dblTS + dblTW,
dblTW, dbllDX, dbllDY, dblSide, 150, 150, dblBridge, 19, 15, 54)
'Matlab analysis First, open the matlab file saved by
HFSS.
'Once opened, create a structure containing the results
from HFSS
'Along with the other parameters of the inductor.
strName = "L" & CStr (Int (dblTurns) ) & "p5pt" & CStr(dblTW
+ dblTS) & "tw" & CStr(dblTW) & "id" & CStr(dbllDX)
oMatlabApp.Execute ("clear all")
oMatlabApp.Execute ("run '" & strPath & "L.m'")
oMatlabApp.Execute (strName & ".f = f")
oMatlabApp. Execute (strName & ".sll = S(:,l)")
oMatlabApp. Execute (strName & ".sl2 = S(:,2)")
oMatlabApp. Execute (strName & ".s21 = S(:,3)")
oMatlabApp. Execute (strName & ".s22 = S(.,4)")
oMatlabApp. Execute (strName & ".Turns=" & CStr (dblTurns)
& " " & strName & ".IDx=" & CStr (dbllDX) )
oMatlabApp. Execute (strName & ".IDy=" & CStr (dbllDY) )
oMatlabApp.Execute (strName & " .XOf fset=67 . 5 ; " & strName
& " .YOffset=67.5")
oMatlabApp. Execute (strName & " . TraceWidth= " &
CStr(dblTW) & ";" & strName &
".Pitch=" & CStr(dblTW + dblTS) )
oMatlabApp.Execute (strName & ".Length=" &
CStr (dblLength) )
oMatlabApp.Execute (strName & ".Date='" & CStr(Now) &
oMatlabApp. Execute ("save '" & strPath & "Stored\" &









Public Function GetLPosition (corner As Double, idx As Double, idy As
Double, ts As Double, tw As Double) As typPoint
' ' r r r i i i i r r r r i r r r i t r r r r r r r r r r r i r r i i r i t r i r i r , r , , , ,
'PUBLIC FUNCTION: GetLPosition
'FUNCTION: Uses the formulas developed for the rectangular spiral




i ' i i i i i i t i i i t r i i i i t i t i t r i i i i i i i i r i i i i i i i i ( t i i i i t r
Dim 1 As Integer
Dim k As Integer
Dim X As Double
Dim Y As Double
' calculations
1 = Int (corner / 2)
X = (idx + tw) * (1 (-1)
A
1) / 2 (-1)
*
1 * lnt(l / 2) * (ts
+ tw)
k = Int ( (corner 1) / 2)
Y = (idy + tw) * (1 + (-1)
~
k) / 2 + (-1)
"
k * (Int((k 1) /
2) (k - 1) Mod 2 + 1) * (ts + tw)
' return the positions
GetLPosition. X = X
GetLPosition. Y = Y
End Function
Public Function GetTotalLength (turns , ts, tw, idx, idy, lside, lil,
li2, lbridge, hbottom, htop, hvia) As Double
I I I 1 I 1 1 I I I I I I 1 i I i I I i I I I I i I I l I t I 1 r I t I 1 I I I I I t I I I I I
'PUBLIC FUNCTION: GetTotalLength




i i i i i i i i 1 i 1 i i i i i i i i i t t t i t i i i r i t i i i t i t i i t i i ? t i i i i i
Dim n As Integer
Dim nx As Integer
Dim ny As Integer
Dim tempi As Double
Dim m As Integer
n = turns * 4
nx = Int (n / 2)
ny = n nx
tempi = 0
'Calculate sum for the spiral length
For m = 1 To n Step 1
tempi = tempi + Int (m / 2) 1
Next m
tempi = tempi * ts
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'Find the total length
^
GetTotalLength = nx * idx + ny * idy + n * tw + tempi + lside + lil +
htop + hbottom + 2 * hvia + lbridge + li
End Function
166
